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Abstract
VHDL is a flexible language for programming PLDs (Programmable Logic
Devices) but the way it is synthesized for different architectures varies. Since there are
several types of PLDs and several synthesis tools, it is very important for the designer to
know which VHDL model to use for a particular architecture in order to achieve
maximum efficiency. The term efficiency refers to a good use of resources that result to a
denser fit of the logic design into the PLD with a minimum implementation delay. The
choice of the VHDL model also depends on the application and the expectations of the
designer. Based on the information from several PLD architectures, this thesis points out
the maximum efficiency models for each architecture in different aspects of VHDL
programming and sequential logic applications. The architectures that the study is focused
on, are the AlteraMAX family and the CypressMAX, Flash and CY7C33x families.
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1. Introduction
Programmable logic devices have become very popular during the last few years.
This technology offers the designer the flexibility of changing the hardware any time by
using special software designed for programming these devices. The number of usable
gates on chip has been increased dramatically over the last years, from a few hundred to
over 25,000. Today, high-density PLDs can handle a variety of applications, from simple
designs to very complex ones.
PLDs consist of flip-flops and arrays of AND and OR gates for which their
interconnections can be altered to perform specific functions. There are several PLD
architectures that organize these arrays in different ways. In this thesis, the attention will
be focused on three architectures: the Multiple Array Matrix (MAX), the Flash and the
CY7C33x families.
The way the designers usually enter their digital logic circuits into the PLDs is
through HardwareDescription Languages (HDL). The process of converting an HDL code
to PLD hardware is called synthesis. The PLD design procedure is shown in Figure 1 .
As the complexity of PLDs increased over the years, the need of a more powerful
language became an important issue. For this reason, VHDL (Very High Speed Integrated
Circuits Hardware Description Language) became more popular for programming PLDs.
This hardware description language was originally used by the Department ofDefense for
documenting logic designs. VHDL can implement hierarchical designs that facilitate the
design process of complex logic functions.
VHDL is a very flexible language and the modeling styles can vary depending on
the application. Choosing a VHDL model for a particular application is not an easy task.
The designer must have some knowledge of the PLD that is going to be programmed in
order to create a code description that will achieve maximum efficiency for that particular
device. This issue is going to be discussed in Chapter 4. Chapter 2 describes the
architecture of each family ofPLDs and Chapter 3 makes a PLD comparison.
Figure 1 PLD Design.
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2. General Description of PLDs
This chapter describes several types of programmable logic devices that are
commonly used and can be programmed by using VHDL. The description will be limited
to AlteraMAX family and CypressMAX, CY7C33x and Flash370 families.
2.1 Altera MAX 7000 Family
This family is based on the multiple array matrix architecture (MAX). The devices
in this family contain the following elements: Logic array blocks, macrocells, expanders
product terms, programmable interconnect array and I/O control blocks. An expander is a
single product term inside the macrocell with inverted output that feeds back into the logic
array. Each macrocell has one expander which can be used by any other macrocell in the
logic array block. The MAX architecture (for devices EPM7032, EPM7032V, EPM7064
and EPM7096) is shown in Figure 2. It consists of Logic ArrayModules (LABs), that are
linked together through the Programmable Interconnect Array (PIA). The PIA is a global
bus that is used for transferring all signals within the device.
There are 16 macrocells in each LAB. Each macrocell consists of three parts: the
logic array, the product-term select matrix and the programmable register. All macrocells
can be configured to perform both combinational and sequential logic. In combinational
mode, the logic array provides up to 5 product terms in a sum-of-products operation. In
sequential mode, the macrocell's register can be programmed to emulate D, T, JK or SR
flip-flops. The product-term select matrix allocates the product terms to an OR gate, or it
Figure 2 The AlteraMAX Architecture.
INPUT/GCLK-
INPUT/GCLR-
INPUT/OE1
input/oe2 i_-
tt 'LABAf f ffWr LABBt t w
I/O
control
block
n
I/O
control
block
PIA
^
I/O
control
block
ii
I/O
control
block
I/O
macrocells
1-8
macrocells
17-24
pins
I/O
macrocells
9-16
macrocells
2-1-32
pins
LABC ft LABD tt
to-
^
I/O
macrocells
33-40
macrocells
49-56
I/O
pins macrocells
41-48
macrocells
57-64
pins
w w
Figure 3 Altera Macrocell Structure.
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uses them as secondary inputs to the macrocell's register, to control Clear, Preset, Clock
and Clock enable functions. The macrocell structure is shown in Figure 3.
When logic functions are complex and require more than five product terms, the
additional terms can be created from the expanders, sharable or parallel. As shown in
Figure 3, each macrocell has one sharable expander (16 in each LAB) that can be used
with any macrocell in the same LAB. With sharable expanders, sum-of-products are
implemented using NAND gates only. The parallel expander is simply unused product
terms from neighboring macrocells which can be used by macrocells that need extra
product terms. Figure 4 shows how the parallel expander works. An additional delay is
applied when an expander is in use.
Figure 4 Function of the Parallel Expander.
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Finally, the I/O control block configures every pin as input, output or bidirectional.
An I/O control block is shown in Figure 5.
Figure 5 I/O Control Block.
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The devices that belong to the MAX 7000 family are: EPM7032, EPM7032V,
EPM7064, EPM7096, EPM7128E, EPM7160E, EPM7192E and EPM7256E. The usable
gates vary from 600 to 5,000 and the number ofmacrocells from 32 to 256.
2.2 Cypress MAX 340 Family
The Cypress MAX family includes the CY7C340 PLDs and their architecture is
similar to Altera's MAX family. One difference is that each macrocell can handle up to
three product terms in a sum-of-product operation instead of five. Furthermore, there are
buried macrocells that are not connected to the I/O control blocks and they are intended
for functions that do not require much I/O. Finally, there are no parallel expanders but only
sharable ones.
The members of the CY7C340 family are: CY7C344, CY7C343, CY7C342 and
CY7C341. The number ofmacrocells in these devices ranges from 32 to 192.
2.3 Cypress FLASH 370 Family
The Flash 370 family architecture consists of the following elements: the
Programmable InterconnectMatrix (PLM), the Logic Blocks, the Product Term Arrays, the
Product Term Allocators, the macrocells and the I/O Cells. Figure 6 shows a general
picture of this architecture.
Figure 6 Cypress Flash 370 architecture.
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The Programmable Interconnect Matrix globally routes all signals from or to the
I/O pins and the feedback signals from or to the logic blocks. Each logic block receives 36
input signals from the PDVI allowing 32-bit operations in one pass, that is without any
feedback.
The logic block consists of a product term array, a product term allocator, 16
macrocells and I/O cells. The product term allocator can perform two functions: product
term steering and sharing. The product term steering is the process of providing the
number of product terms to each macrocell as needed. If multiple outputs use the same
product terms of an equation, then the product term sharing takes place. This way, up to
fourmacrocells can share the same product terms. The logic block is shown in Figure 7.
Figure 7 Logic Block for Cypress Flash 370.
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Each macrocell contains a register that can be configured as a D flip-flop, a T flip-
flop, a level-triggered latch or be bypassed for combinational functions. There are two to
four global clock signals available to the register. Flash architecture also has buried
macrocells that are not connected to I/O pins but to feedback signals from other
macrocells. In this way the buried macrocells can be used without wasting any I/O.
The Hash 370 family members are: CY7C371, CY7C372, CY7C373, CY7C374,
CY7C375, CY7C376 and CY7C377. The number ofmacrocells varies from 32 to 256 and
the I/O pins from 32 to 256.
2.4 Cypress CY7C33x Family
Each CY7C33x device consists of one programmable AND array and several
macrocells. In CY7C331 devices, all macrocells can be configured to receive inputs from
the pins or send outputs to the pins. The macrocells receive signals from the
programmable AND array directly, or through OR gates for implementing sum-of-
products. Signals can also be fed back from themacrocells to the AND array. In CY7C335
devices there are additional macrocells that are buried and macrocells that can receive
inputs from the pins only. The CY7C331 architecture is shown in Figure 8.
Figure 8 Cypress CY7C331 Architecture.
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All macrocells are divided into pairs and each pair receives 32 product terms. Eight
of those product terms are used for set, reset, clock and output enable of the registers. Each
macrocell has two D flip-flops, one is fed from the array and the other from the I/O pin.
Besides the one input that each macrocell has to the array, there is an extra one that is
shared with the other macrocell of the pair through amultiplexer.
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3. PLD Comparison
As described in the previous chapter, there are several PLD architectures, each
having its own advantages and disadvantages. The efficiency of a PLD can be influenced
by two major factors: operating speed and resource usage. The operating speed refers to
the implementation delay of a device according to its programming and the resource usage
is the way that logic is organized inside a device.
3.1 Operating Speed
There are variables, such as tPD (input to output propagation delay), ts (clock to
output delay), or tsCS (input clock to output clock period) that are used for measuring the
overall delay of a device. However, this is not an accurate way of comparing PLD delays
since the overall delay can vary according to the function it performs. Also, some data
books do not take into account the register setup and hold times for the register-to-register
operations in the fMAX variable (maximum operating frequency of the device) . They even
fail to specify whether this frequency is internal or external, making the delay comparison
between devices very hard (HU 91).
It is very important for a device to have a fixed and therefore predictable delay.
MAX and Flash architectures that use the Programmable Interconnect Array and the
Programmable Interconnect Matrix respectively can offer this advantage. All signals are
routed through the same path, PIA or PEM, and therefore the delay from the input to the
output is predictable. The delay of the MAX devices can be calculated for every
application using the timing model shown in Figure 9 (for the Cypress devices, similar to
11
Altera's). The only disadvantage that appears in MAX architectures is that when the logic
is complex, the device uses the expanders which add a delay.
Figure 9 TimingModel for the MAX families.
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There are two types of clocks that have different delay times: system clock which
delivers the clock signal to all registers in the PLD, and clock that is used for individual
registers. In cases where a synchronous design needs more than one clock (for
asynchronous clocking operations) then the PLD uses a second system clock if available,
otherwise the clock for individual registers is used. Although the latter is more flexible, it
has a larger propagation delay (Conner 77). Some devices have many system clocks in
order to avoid the slower ones. Table 1 shows the clock configuration of each PLD family.
12
3.2 Resource Usage
The degree of efficiency on the resource usage usually depends on the application.
There are two types of applications: the I/O intensive and the register intensive. This is
why some devices have buried macrocells as well as the I/O macrocells for register
intensive operations so that there is no wasted I/O. The devices that have buried
macrocells are the CY7C372, CY7C374 and CY7C376 from the Flash 370 family,
CY7C341, CY7C342, CY7C343 and CY7C344 from the Cypress MAX family and
CY7C335. These devices are good to be used for sequential logic functions like counters
and finite state machines.
PLDs having registers that can be configured to perform D, T or JK operations can
increase their efficiency because different applications work better with certain kinds of
flip-flops. For example, when counters are implemented using T flip-flops, less hardware
is required than using any other kind of flip-flop. The devices that have this feature are the
MAX and Flash families.
Finally, product term sharing and steering features of the Flash370 devices can
increase the efficiency of the PLD resource usage.
Table 1 shows the characteristics of each PLD family, in the timing and hardware
fields.
13
Table 1 Timing and Hardware Characteristics of PLD Families.
PLD Family Timing Hardware
Altera MAX Predictable Delay
Slow Expander Terms
1 or 2 System Clocks
Configurable flip-flops
CypressMAX Predictable Delay
Slow Expander Terms
1 System Clock
Configurable flip-flops
BuriedMacrocells
Flash 370 Predictable Delay
2 to 4 System Clocks
Configurable flip-flops
Product term sharing and steering
CY7C33x Unpredictable Delay
CY7C335: 4 System Clocks
CY7C331: No System Clocks
Buried Macrocells (CY7C335)
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4. VHDL Models for the PLDs
VHDLmodeling is the first step in the process of a PLD design. The designerwho
writes the VHDL code must be familiar with the PLD architecture that is going to be
programmed to make sure that it meets the requirement of a particular project. The
purpose of this chapter is to show which VHDLmodels work more efficiently with each of
the PLD architectures described in a previous chapter.
The synthesis tools that are used for all VHDL models are MAXPLUS II for the
Altera PLDs and Warp 2 for the Cypress PLDs. All schematics shown in this thesis are
derived from the synthesis logic equations generated by these tools, shown in Appendix B.
The specific devices for each PLD architecture used for the synthesis of the following
examples are:
EPM7032 for the AlteraMAX family (32 macrocells).
CY7C344 for the CypressMAX family (32 macrocells).
CY7C371 for the Cypress Flash family (32 macrocells).
CY7C331 Cypress Asynchronous Register PLD (12 macrocells).
The VHDL modeling for PLDs is going to be examined in two parts. The first part
involves synthesis comparisons related to VHDL objects and statements. The second part
contains applications in the sequential logic field, such as counters and finite state
machines. The VHDL examples that are going to be used are not very complex, to allow
better comprehension of the code and the synthesized logic, and therefore only a small
percentage of a PLD is used. However, the objective is to determine the best method for
approaching the designwhich is the same for small or large amount of input pins, states, etc.
15
4.1 Objects and Statements
This section is going to show how objects (signals, variables and constants) and
statements can be used in order to achieve efficient VHDL synthesis. Timing and
hardware usage issues are going to be examined for each PLD.
4.1.1 Signals Versus Variables
In VHDL programming, both signals and variables can be used. Variables, change
their values immediately after they are assigned. Signals are influenced by timing
components and have hardware significance.
There are cases where either signals or variables can be used. An example is shown
in Figure 10 and Figure 11 where variables and signals are used respectively [1]. The
purpose of this code is to OR together the elements of a two-bit vector. First, the result of
the OR operation is assigned to an intermediate variable or signal a3, which in turn is
assigned to the output z. This function is performed in every clock cycle which means that
the result is saved to a register and it is updated by the rising edge of the clock. The
schematic is shown in Figure 12.
Hardware
For the Cypress PLDs, the hardware that architecture var generates, is the same as
shown in Figure 12. Figure 13 shows that the synthesis of architecture sig generates extra
hardware, an extra flip-flop. The intermediate signal a3 is saved, requiring an unnecessary
16
Figure 10 VHDL Code that Uses Variables.
ENTITY example IS
PORT(data : IN BIT_VECTOR(1 downto 0);
elk : IN BIT;
z : OUT BIT);
CONSTANT c1: BIT.VECTOR := "01";
CONSTANT c2: BIT.VECTOR := "10";
END example;
ARCHITECTURE var OF example IS
BEGIN
PROCESS (elk)
VARIABLE a1 ,a2 : BIT_VECTOR(1 downto 0);
VARIABLE a3 : BIT;
BEGIN
IF elk = '1' and clk'EVENT THEN
a1 := data AND d;
a2 := data AND c2;
a3:=a1(0)ORa2(1)
z <= a3;
END IF;
END PROCESS;
END var;
Figure 11 VHDL Code that Uses Signals.
ARCHITECTURE sig OF example IS
SIGNAL a1,a2 : BIT_VECTOR(1 downto 0);
SIGNAL a3 : BIT;
BEGIN
a1 <= data AND d ;
a2 <= data AND c2;
PROCESS (elk)
BEGIN
IF elk = T and clk'EVENT THEN
a3<=a1(0)ORa2(1)
z <= a3;
END IF;
END PROCESS;
END sig;
17
Figure 12 Schematic Obtained from Synthesis ofVHDL architecture var (Cypress).
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Figure 13 Schematic Obtained from Synthesis ofVHDL Architecture sig.
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extra register. In this case, architecture var is more efficient. The resource usage for all
Cypress devices is shown in Table 2, Table 3, Table 4. The synthesis tools create one
extra macrocell in the synthesis of sig architecture and that is due to the extra register that
is used in this case. In other words, the extra macrocell is used for its flip-flop to save the
intermediate value a3.
18
Table 2 Hardware Usage for the CypressMAX devices (var vs sig).
Resource var sig
Dedicated Inputs 2 2
Clock/Inputs 1 1
I/O Macrocells 1 1
BuriedMacrocells 0 1
Expander Terms 0 0
Table 3 Hardware Usage for the Flash Devices (var vs sig).
Resource var sig
Total PIN Signals 4 5
Macrocells 1 2
Product Terms 0 1
Table 4 Hardware Usage for the CY7C33x (var vs sig).
Resource var sig
Dedicated Inputs 3 2
Enable/Inputs 0 0
I/O Macrocells 1 2
The way that MAXPLUS II synthesizes this example is a little different. In the
example that uses variables, the input values data(O) and data(l) are saved in two registers,
as shown in Figure 14 (the schematics are derived from the synthesis logic equations
shown in Appendix B). The synthesis results of architecture sig are the same with the
19
Cypress devices results. In this case, architecture var consumes two unnecessary registers
while architecture sig consumes one which means that the latter is more efficient. The
synthesis results of theMAXPLUS II for both VHDL architectures are shown in Table 5.
Figure 14 MAXPLUS H Synthesis ofArchitecture var (Altera).
data(O)
Vcc
Table 5 MUXPLUS II Synthesis Results.
Resource var sig
Dedicated Inputs 3 3
I/O Pins 1 1
Macrocells 3 2
Flip-Flops 3 2
Expanders 0 0
Timing Analysis
In all cases of the Cypress PLDs, the synthesis of the example that uses signals
adds an extra delay, because of the extramacrocell used by the register that holds the value
20
of a3. Furthermore, the signal needs two clock cycles to get to the output. In the case of the
Altera's MAX devices, the delay is the same for the synthesis of both examples. The only
difference here, as shown in Figure 14, is the two extra registers that architecture var uses,
adding a delay of one macrocell (they execute concurrently). The timing diagrams and the
timing description are shown in Figure 15 and Figure 16 respectively.
Figure 15 TimingDiagrams of var and sig VHDL architectures.
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Figure 16 Timing Description of Architectures var and sig.
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The calculated delay times (worst cases) are shown in Table 6. The data for the
Altera MAX and Cypress Flash devices are provided by the synthesis tools. The delay
times for the CypressMAX family are calculated using the timing model shown in Figure
9 and timing tables (Appendix A):
var: tinput->z= tiN + tLAD + *RSU + *RD + k)D = 5ns + 9ns + 5ns + lns + 5nS = 25ns (1)
sig: tinput->z =tJN + tlCS + lRD + lFD + lLAD + tRSU + lRD + lOD = (2)
= 5ns + 2ns +lns + Ins + 9ns + 5ns + Ins + 5ns = 29ns
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Table 6 Worst Case Delay Times of var and sig Architectures.
Device var sig
Alt. MAX 15ns 15ns
Cyp. MAX 25ns 29ns
Flash 11ns 18ns
Signals are better to be avoided for intermediate signal assignment when variables
can be used, so that there is no extra hardware generated. If variables are used for this
purpose, the designer has to make sure that the synthesis tool does not unnecessarily save
the values to registers.
4.1.2 The IF ... THEN ... ELSE Statement
The IF ... THEN ... ELSE instruction is used very often in behavioral descriptions.
An example of an OR gate using this statement is shown in Figure 17 [7]. Suppose that the
designer cares only for the case where
"a"
or
"b" is 1, omitting the ELSE statement, as
shown in Figure 18.
After synthesizing the code in Figure 18 with Warp 2, the compiler generates an
OR gate having its output fed back to its input (Figure 19A). As shown in Figure 20A, the
23
Figure 17 Behavioral Description of an OR Gate.
ENTITY or1 IS
port(a,b : IN BIT;
c : OUT BIT);
END or1 ;
ARCHITECTURE w_else OF or1 IS
BEGIN
PROCESS(a,b);
BEGIN
IF (a = T or b = T) THEN
c<=T;
ELSE
c <= '0';
END IF;
END PROCESS;
END w_else;
Figure 18 Behavioral Description of an OR gateWithout the ELSE statement
ENTITY or1 IS
port(a,b : IN BIT;
c : OUT BIT);
ENDoM;
ARCHITECTURE wo_else OF or1 IS
BEGIN
PROCESSED);
BEGIN
IF (a = T or b = T) THEN
c<=T;
END IF;
END PROCESS;
END wo_else;
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output of the circuit is undefined if the initial inputs 'a' and 'b' are 0. When at least one
input changes to 1, the output changes to 1 and the circuit maintains this value at the out
put, no matter how the inputs change thereafter.
The synthesis of wo_else architecture with MAXPLUS II generates a lot of extra
hardware. As shown in Figure 19B, the OR gate with the feedback is responsible for the
undefined output when the initial values of signals 'a' and 'b' are '0'. The other OR and
NOR gates that are connected to the XOR gate are used formaintaining the
' 1'
value at the
output. The glitches shown in Figure 20B are due to the different propagation delays that
the signals have from the input to the output. For example, a signal travelling from
'a'
to
*e' has a longer propagation delay than a signal from 'a' to 'd' because it is going through
more gates.
Figure 19 Synthesis Result ofArchitecture wo.else.
A. Warp2 Synthesis
a.
b
B. MAXPLUS II Synthesis
a
b
S>T^
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Figure 20 Timing Diagram ofVHDL Architecture wo_else.
A.Warp2
ZJ
B. MAXPLUS H
There are no benefits in the circuit's functionality by eliminating the ELSE
statement in an IF instruction. Furthermore, extra PLD hardware and performance delay is
added, reducing the efficiency of the design (especially in Altera Devices).
4.2 Applications (Sequential Logic Functions)
In this section several PLD applications are examined to determine the VHDL
model that is best suited for each PLD. Attention will be focused on sequential logic
functions because they offer most of the interest in VHDL modeling for PLDs.The
sequential functions use a lot of the PLD's registers. Because register configuration varies
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depending on the PLD architecture that is used, this section will show which VHDL code
is more efficient for each type of device.
To illustrate how to choose the most efficient VHDL model for each type of PLD
architecture, three examples of sequential functions are going to be examined: a counter, a
Moore and aMealy machine. In aMoore machine, the output depends only on the current
state, while in a Mealy machine the output, besides the state, depends also on the current
input.
4.2.1 Counters
Counters are typical sequential circuits and their use is very wide and useful. To
illustrate efficiency issues of implementing counters using a PLD, a four-bit counter is
going to be examined. Figure 21 (Cypress) and Figure 22 (Altera) show the VHDL code
of the counter. It has a synchronous reset for initializing the counter to number 0 and an
enable signal that allows the counter to increase its output value when enable is high.
Furthermore, there is a load input for loading the counter with a four-bit number. The two
VHDL listings in Figure 21 and Figure 22 are almost identical. The difference is that
MAXPLUS uses the standard IEEE-1164 library for arithmetic operations on bit vectors,
while Warp2 uses its own arithmetic library. The IEEE- 1 164 library uses "unsigned" type
for the bit vector operations, while the Cypress arithmetic library allows the "bit_vector"
type for this purpose.
Appendix B (p. A-25) shows the equations produced by the synthesis of the VHDL
code counterl for each PLD. The synthesis for all PLD architectures uses only D flip-flops
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Figure 21 A Counter that Uses a Synchronous Reset (Cypress).
entity counters is port( elk, reset, load,enable:in bit;
data: in bit_vector(3 downto 0);
count:buffer bit_vector(3 downto 0)); -- Type out cannot be used because
end counters; - this code uses signal vector count
- as input to signals (count <=count +1)
use work.int_math.all;
architecture counterl of counters is
begin
process
begin
wait until elk = '1';
if reset = '1' then
count <= "0000";
elsif load = '1 ' then
count <= data;
elsif enable =
'1' then
count <= count + 1 ;
end if;
end process;
end counterl ;
Figure 22 A Counter that Uses a Synchronous Reset (Altera).
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
entity counters is port(clk, reset, load,enable:in bit;
data:in unsigned(3 downto 0);
count:buffer unsigned(3 downto 0));
end counters;
architecture counterl of counters is
begin
process
begin
wait until elk = '1';
if reset = '1' then
count <= "0000";
elsif load = '1' then
count <= data;
elsif enable =
'1' then
count <= count + 1 ;
end if;
end process;
end counterl;
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for the implementation of the counter, except for the Flash devices in which T flip-flops
are used. Toggle (T) flip- flops are usually used for the design of counters because it is not
necessary to decode every state for each bit, but only the transition of the output bit that
must change (Graf 128). For this reason, in this example Flash devices use an optimum
number of product terms for the counter.
As mentioned above, VHDL architecture counterl has a synchronous reset. The
process is executed every time clock is high by using the "wait" statement. Once in the
process, the "if statement gives priority to the reset signal. Another version of this
example is shown in Figure 23 (Cypress) and Figure 24 (Altera). This time there is an "if
statement that gives priority to the reset signal over the clock, making reset asynchronous.
The advantage of this approach is that the input signal reset makes use of the dedicated
"
reset of each macrocell's flip-flop. Thus, there is no need for extra logic and therefore
more product terms, for implementing the reset logic. The hardware usage for each PLD is
shown in Table 7, Table 8, Table 9 and Table 10. In all cases, the VHDL architecture that
uses an asynchronous reset, produces a smaller amount of product terms. Note that the
Altera's MAX synthesis of the second version of the VHDL code uses T flip-flops
(Appendix B).
The efficiency of counters depends on the ability of the PLD architecture to use T
flip-flops and the way that reset or preset is implemented. An asynchronous reset (or
preset) can save a lot of product terms making room for other logic in the PLD. Of course,
this happens to any other sequential application that uses a reset signal.
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Figure 23 A Counter that Uses an Asynchronous Reset (Cypress).
entity counters is port( elk, reset, load,enable:in bit;
data:in bit_vector(3 downto 0);
count:buffer bit_vector(3 downto 0));
end counters;
use work.int_math.all;
architecture counter2 of counters is
begin
process (elk, reset)
begin
if reset = '1' then
count <= "0000";
elsif (elk'event and clk= '1') then
if load = '1' then
count <= data;
elsif enable =
'1' then
count <= count + 1 ;
end if;
end if;
end process;
end counter2;
Figure 24 A Counter that Uses an Asychronous Reset (Altera).
library ieee;
use ieee.std_logic_1 164.all;
use ieee.std_logic_arith.all;
entity counters is port( elk, reset, load,enable:in bit;
data:in unsigned(3 downto 0);
count:buffer unsigned(3 downto 0));
end counters;
architecture counter2 of counters is
begin
process (elk, reset)
begin
if reset = '1' then
count <= "0000";
elsif (elk'event and clk= '1') then
if load = T then
count <= data;
elsif enable = T then
count <= count + 1 ;
end if;
end if;
end process;
end counter2;
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Table 7 Hardware Usage of Counter for theAltera'sMAX Devices.
Resource counterl counter2
Dedicated Inputs 4 4
I/O Pins 8 8
Macrocells 4 4
Flip-Flops 4 4
Expanders 1 2
Table 8 Hardware Usage of Counter for the Cypress MAX devices.
Resource counterl counter2
Dedicated Inputs 7 7
Clock/Inputs 1 1
I/O Macrocells 4 4
Buried Macrocells 0 0
Expander Terms 0 7
Table 9 Hardware Usage of Counter for the Cypress Flash Devices.
Resource counterl counter2
Total PIN Signals 12 12
Macrocells 4 4
Product Terms 11 14
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Table 10 Hardware Usage of Counter for the CY7C33x Devices.
Resource counterl counter2
Dedicated Inputs 8 8
Enable/Inputs 0 0
I/O Macrocells 4 4
Product Terms 12 15
4.2.2 Moore Machine
Suppose it is desirable to design a very simple circuit for a 4-button TV remote
control. There are two separate buttons for turning the TV on and off, and another two for
incrementing and decrementing the channels.
The signals from the remote control are assigned to a four-bit vector, as shown in
Figure 25. There are three channels and when the selector passes channel three, it starts
again from channel 1. Starting from the least significant bit, the first and second bits
correspond to the on and off buttons respectively, and the third and fourth bits correspond
to the channel selectors (incrementing and decrementing respectively). Furthermore, the
circuit has two additional inputs for the clock and reset.
The least significant bit of the output indicates the on/off state and the other two
bits display the channel number. The state diagram and state table of the design are shown
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in and Table 1 1 respectively. In state 0 the TV is off and the controller waits for the on
signal. In state 1 the TV is turned on and states 2 through 4 are the channel states. The TV
can go to the off state after a channel has been selected, unless the circuit receives a reset
signal. The VHDL code is shown in Figure 27.
Figure 25 Input/OutputVectorAssignment of the Remote Control Signals.
clock-
reset
LSBon/off
Input Vector
MSB LSB
Chan. ^ I
-- J
MSB ?
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Figure 26 State Diagram of the TV Control.
inp/=0001
inp/=0010or|
inp /-0100 inp /=0010 or
inp /=0 100
Table 11 State Table of the TV Control.
State input conditions Next state State Output
stateO inp=0001
otherwise
state 1
stateO
000
state 1 - state2 001
state2 inp=0010
inp=0100
inp=1000
otherwise
stateO
state3
state4
state2
011
state3 inp=0010
inp=0100
inp=1000
otherwise
stateO
state4
state2
state3
101
state4 inp=0010
inp=0100
inp=1000
otherwise
stateO
state2
state3
state4
111
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Figure 27 VHDL Code of the TV controller.
entity moore is port(
elk, rstrin bit;
inp:in bit_vector(3 downto 0);
y:out bit_yector(2 downto 0));
end moore;
architecture tv1 of moore is
type states is (stateO, statel , state2, state3, state4);
signal state: states;
begin
process (elk, rst)
begin
if rst='1 ' then
state <= stateO;
elsif (elk'event and clk-T) then
case state is
when stateO =>
if inp -"0001 "then
state <= statel ;
else
state <= stateO;
end if;
when statel =>
state <= state2;
when state2 =>
if inp = "0010" then
state <= stateO;
elsif inp = "0100" then
state <= state3;
elsif inp="1000"then
state <= state4;
else
state <= state2;
end if;
when state3 =>
if inp = "0010" then
state <= stateO;
elsif inp = "0100" then
state <= state4;
elsif inp then
state <= state2;
else
state <= state3;
end if;
when state4 =>
if inp = "0010" then
state <= stateO;
elsif inp = "0100" then
state <= state2;
elsif inp="1000"then
state <= state3;
else
state <= state4;
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Figure 27 (Conticnued)
end if;
when others =>
state <= stateO;
end case;
end if;
end process;
-- state outputs;
y <=
"000"
when (state=stateO) else
"001"
when (state=state1) else
"01 1" when (state=state2) else
"101"
when (state=state3) else
"111";
endtvl;
The VHDL code in Figure 27 uses extra logic for decoding the output y which is
done after the implementation of states making it slower. It is possible to direct the state
bits to the output without any decoding. This can be done by encoding the states in a way
that the least significant or all the bits are the samewith the output bits. In this example, all
the state bits are the outputs. Thus, by encoding state 0, state 1, state 2, state 3 and state 4
by the bit vectors 000, 001, 011, 101 and 111 respectively, the same bits are directed to
the output for the corresponding states. The VHDL code for this version of state machine
is shown in Figure 28. The different encoding schemes are shown in Table 12.
The second approach is not always applicable. For example, when multiple states
have the same output it would be impossible to direct the state bits to the output. The only
way to do this is by having more bits for encoding the states and use the least significant
bits for the output. Another way of encoding the states is the one hot approach. This
approach uses more registers than the other methods, but reduces the logic for decoding
the states. The one-hot encoding is shown in Table 12 and the VHDL code using this
approach is shown in Figure 29.
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Figure 28 A Second Version ofVHDL Code for the TV Control.
entity moore is port(
elk, rst:in bit;
inp:in bit_vector(3 downto 0);
y:out bit_vector(2 downto 0));
end moore;
architecture tv2 of moore is
signal state: bit_vector(2 downto 0);
constant stateO: bit_vector(2 downto 0)
constant statel : bit_vector(2 downto 0)
constant state2: bit_vector(2 downto 0)
constant state3: bit_vector(2 downto 0)
constant state4: bit_vector(2 downto 0)
begin
process (elk, rst)
begin
if rst='1 ' then
state <= stateO;
elsif (elk'event and clk='l ') then
case state is
when stateO =>
if inp = "0001" then
state <= statel;
else
state <= stateO;
end if;
when statel =>
state <= state2;
when state2 =>
if inp = "0010" then
state <= stateO;
elsif inp = "0100" then
state <= state3;
elsif inp="1000"then
state <= state4;
else
state <= state2;
end if;
when state3 =>
if inp = "0010" then
state <= stateO;
elsif inp =
"0100" then
state <= state4;
elsif inp then
state <= state2;
else
state <= state3;
end if;
when state4 =>
if inp = "0010" then
state <= stateO;
elsif inp = "0100" then
state <= state2;
:
"000"
"001"
"011"
"101"
"111"
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Figure 28 (Continued)
elsif inp="1000"then
state <= state3;
else
state <= state4;
end if;
when others =>
state <= stateO;
end case;
end if;
end process;
- state outputs;
y <= state(2 downto 0);
endtv2;
Table 12 State Encoding Schemes
tvl tv2 One-Hot
stateO 001 000 10000
statel 010 001 01000
state2 011 Oil 00100
state3 100 101 00010
state4 101 111 00001
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Figure 29 One-hot Approach.
entity moore is port(
elk, rst: in bit;
inp: in bit_vector(3 downto 0);
y: out bit_vector(2 downto 0));
end moore;
architecture onejiot of moore is
signal state: bit_vector(4 downto 0);
constant stateO: bit_vector(4 downto 0)
constant statel: bit_vector(4 downto 0)
constant state2: bit_vector(4 downto 0)
constant state3: bit_vector(4 downto 0)
constant state4: bit_vector(4 downto 0)
begin
process (elk, rst)
begin
if rst='1' then
state <= stateO;
elsif (elk'event and clk='1 ') then
case state is
when stateO =>
if inp = "0001" then
state <= statel ;
else
state <= stateO;
end if;
when statel =>
state <= state2;
when state2 =>
if inp = "0010" then
state <= stateO;
elsif inp = "0100" then
state <= state3;
elsif inp="1000"then
state <= state4;
else
state <= state2;
end if;
when state3 =>
if inp = "0010" then
state <= stateO;
elsif inp = "0100" then
state <= state4;
elsif inp="1000"then
state <= state2;
else
state <= state3;
end if;
= "10000";
= "01000";
= "00100";
= "00010";
= "00001";
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Figure 29 (Continued)
when state4 =>
if inp = "0010" then
state <= stateO;
elsif inp = "0100" then
state <= state2;
elsif inp="1000"then
state <= state3;
else
state <= state4;
end if;
when others =>
state <= stateO;
end case;
end if;
end process;
-state outputs;
y <=
"000"
when (state=state0) else
"001"
when (state=state1) else
"01 1" when (state=state2) else
"101"
when (state=state3) else
"111";
end onejiot;
The synthesis results of VHDL architectures tvl, tv2 and onejiot for the Altera
MAX and Cypress MAX, Flash and CY7C33x devices are shown in Table 13, Table 14,
Table 15 and Table 16 respectively. Tvl uses extra combinational logic for decoding the
states and onejiot uses more registers (one register for each state) and less logic for
decoding the state transitions for each register. The one_hot approach consumes more
macrocells because there is usually only one register per macrocell and the delay is longer
for most PLD architectures as shown in Figure 30. However, this the delay is shorter for
theMAX devices because fewer product terms and therefore fewer expanders are used. As
shown in Figure 30, onejiot has several logic blocks with a very small amount of product
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terms rather than logic blocks with large amount of product terms, eliminating the need of
slow expander terms. In this example, onejiot architecture fewer expanders than tvl
architecture, for the Cypress MAX devices (Table 14). However, for the Altera's MAX
devices, the difference in the number of expanders is smaller which means that onejiot
does not provide the advantage of a better implementation speed. This is due to the fact
that Altera's macrocells can offer up to five product terms before the need of expander
terms while Cypress's macrocells can only provide up to three product terms. Thus, in a
more complex example that requires more product terms the quantity difference of
expanders between tvl and onejiot architectures would be more apparent. Finally, tv2 has
the advantages of the other two VHDL architectures (for all devices) because a minimum
number of registers and decoding logic is used.
Table 13 Hardware Usage for the Altera's MAX Devices (Moore).
Resource tvl tv2 onejiot
Dedicated Inputs 4 4 4
I/O Pins 5 5 5
Macrocells 14 6 14
Flip-Flops 3 3 5
Expanders 14 9 11
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Table 14 Hardware Usage for the CypressMAX Devices (Moore).
Resource tvl tv2 onejiot
Dedicated Inputs 5 5 5
Clock/Inputs 1 1 1
I/O Macrocells 3 3 3
BuriedMacrocells 3 0 5
Expander Terms 21 11 16
Table 15 Hardware Usage for the Flash Devices (Moore).
Resource tvl tv2 onejiot
Total PEST Signals 12 9 13
Macrocells 6 3 7
Product Terms 24 13 22
Table 16 Hardware Usage for the CY7C33x Devices (Moore).
Resource tvl tv2 onejiot
Dedicated Inputs 4 6 2
Enable/Inputs 0 0 0
I/OMacrocells 6 3 7
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Figure 30 Delay and Hardware Usage ofSynthesis ofDifferent VHDL Architectures.
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The delay times (worst cases) are shown in Table 17. For the Flash and Altera's
MAX devices, the data are provided by the synthesis tools. The delay times for the
Cypress MAX devices can be calculated using the timing model shown in Figure 9 and
the synthesis logic equations shown in Appendix B.
tv 1 : linput->y=tW + lRSU + 3(lEXP + lLAD + *RD + lFD ) + lLAD + IcOMB + lOD (3)
= 5ns + 9ns + 3(10ns + 9ns + Ins + Ins) + 9ns + Ins + 5ns = 92ns
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tv2: tinput->y ~ lIN + lRSU + 3(*LAD + lRD ) + 2tFD + lEXP + k)D
= 5ns + 9ns + 3(9ns + Ins) + 2ns + 10ns +5ns = 61ns
(4)
onejiot: t^p^y - tm + tRSU + 4(tLAD + tRD + tpD ) + tEXP +tLAD + tc0MB + t0D (5)
= 5ns + 9ns + 4(9ns + Ins + Ins) + 10ns + 9ns + Ins + 5ns = 83ns
Equations (3), (4) and (5) calculate the delay of the maximum path a signal can
follow. For example, in equation (3) the signal passes through 3 macrocells that use
expanders and register and 1 macrocell that uses combinational logic only.
Table 17 Calculated Delay Times for theMoore Design.
Device tvl tv2 onejiot
Alt. MAX (clk->output) 24ns 15ns 32ns
Cyp. MAX (input->output) 90ns 60ns 80ns
Flash (input-> output) 18ns 18ns 28ns
The Moore VHDL code tv2 was used to program the Altera MAX 5032 chip. The
actual delay time from the rising edge of the clock to the output was measured to be 15ns.
The calculated worst case delay calculated by MAXPLUS II was 22ns.
For all PLD devices, the VHDL architecture that results in the most efficient
synthesis is the one that directs the state bits to the output. However, when there are
multiple identical outputs, this method is not very efficient. When a fast performance is
more important than an extra use of PLD resources, the one-hotmethod should be used for
the state encoding, for the MAX devices. Otherwise, it is better to use sequential state
encoding.
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4.2.3 MealyMachine
Table 18 shows the state table of a Mealy machine that describes how the states
and the outputs change according to the input change. This example was taken from the
Warp VHDL manual [5]. It does not have any functional significance but it illustrates how
Mealy machines can be implemented using VHDL formaximum PLD efficiency.
Table 18 State Table of theMealy Machine.
State input conditions Next state Output
stateO inp=0011
otherwise
statel
stateO
10
00
statel - state2 11
state2 inp=0111
otherwise
state3
state2
10
11
state3 inp<0111
inp=1001
otherwise
stateO
state4
state3
11
11
00
state4 inp=1011
otherwise
stateO
state4
10
11
The VHDL code that implements the above table is shown in Figure 3 1 . It is very
similar to theMoore code, but there is a difference in the last few lines; besides the states,
the inputs are used also for the output definition.
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Figure 31 Mealy StateMachine.
entity mealyl is port(
elk, rst: in bit;
inp: in bit_vector(3 downto 0);
y: out bit_vector(1 downto 0));
end mealyl ;
architecture arch 1 of mealyl is
type states is (stateO, statel, state2, state3, state4);
signal state: states;
begin
process (elk, rst)
begin
ifrst=Tthen
state <= stateO;
elsif (elk'event and clk='1 ') then
case state is
when stateO =>
if inp = "0011 "then
state <= statel;
else
state <= stateO;
end if;
when statel =>
state <= state2;
when state2 =>
if inp = "01 11" then
state <= state3;
else
state <= state2;
end if;
when state3 =>
if inp < "01 11" then
state <= stateO;
elsif inp = "1001" then
state <= state4;
else
state <= state3;
end if;
when state4 =>
if inp = "1011" then
state <= stateO;
else
state <= state4;
end if;
end case;
end if;
end process;
46
Figure 31 (Continued)
-outputs;
y <=
"00"
when ((state=stateO and inp /= "001 1") or
(state=state3 and (inp >= "01 11") and (inp /= "1001"))) else
"10"
when ((state=stateO and inp = "001 1") or
(state=state2 and inp = "0111 ") or
(state=state4 and inp = "1011")) else
"11";
end arch 1;
Another way to write a VHDL code for this design is shown in Figure 32. This
time it is not possible to map the state bit directly to the output because there is the input
factor that influences the result. However, it is possible to assign the output y concurrently
with its corresponding state change. There are two processes in this code. The first process
is synchronous and it is dedicated for assigning the next state in every clock cycle. The
second process is asynchronous and sensitive to the change of input "inp". Its purpose is to
define the states and the outputs. The input "inp" is in the sensitivity list of the second
process because in a Mealy machine the output can change when the input changes
independently of the clock.
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Figure 32 A Second Version of theMealy Machine.
entity mealy2 is port(
elk, rst: in bit;
inp: in bit_vector(3 downto 0);
y: out bit_vector(1 downto 0));
end mealy2;
architecture arch of mealy2 is
type states is (stateO, statel , state2, state3, state4);
signal nstate, state: states;
begin
process (elk, rst)
begin
if rst="1" then
state <= stateO;
elsif (elk'event and clk=T) then
state <= nstate;
end if;
end process;
process (inp)
begin
case state is
when stateO =>
if inp = "001 1" then
nstate <= statel;
y<="10";
else
nstate <= stateO;
y <= "00";
end if;
when statel =>
nstate <= state2;
y<="11";
when state2 =>
if inp = "01 11" then
nstate <= state3;
y<="10";
else
nstate <= state2;
y<="11";
end if;
when state3 =>
if inp < "01 11" then
nstate <= stateO;
y<="11";
elsif inp="1001"then
nstate <= state4;
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Figure 32 (Continued)
y<="11";
else
nstate <= state3;
y <= "00";
end if;
when state4 =>
if inp = "1011" then
nstate <= stateO;
y<="10";
else
nstate <= state4;
y<="11";
end if;
end case;
end process;
end arch;
The synthesis results using Warp 2 of both VHDL programs mealyl and mealy2
are shown in Table 19, Table 20 and Table 21 for the MAX, Hash and CY7C33x
respectively. The results indicate that the second version of the code (Mealy 2) uses more
product terms. For the Cypress MAX family, more expanders are required for the
implementation ofMealy 2, increasing the delay. For theCY7C33x family, the number
Table 19 Hardware Usage for the Cypress MAX Devices (Mealy).
Resource mealyl mealy2
Dedicated Inputs 5 5
Clock/Inputs 1 1
I/OMacrocells 2 2
BuriedMacrocells 3 3
Expander Terms 15 20
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Table 20 Hardware Usage for the Flash Devices (Mealy).
Resource mealyl mealy2
Total PIN Signals 11 11
Macrocells 5 5
Product Terms 23 24
Table 21 Hardware Usage for the CY7C33x (Mealy).
Resource mealyl mealy2
Dedicated Inputs 4 4
Enable/Inputs 2 2
I/OMacrocells 5 5
Product Terms 28 30
of macrocells required is the same in both cases but the number of product terms per
macrocell is greater in the Mealy 2 version. The Mealy 1 version of the code does not use
all product terms per macrocell and that is why it uses the same number ofmacrocells.
The synthesis results of the MAXPLUS II (for the Altera devices) are shown in
Table 22. The two synthesized VHDL versions are almost the same; they differ by only
one macrocell and produce the same delay.
Table 23 shows the worst case delay times of theMAX and Flash devices.
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Table 22 MAXPLUS II Synthesis Results (Mealy).
Resource Mealyl Mealy2
Dedicated Inputs 4 4
I/O Pins 4 4
Macrocells 7 6
Flip-Flops 3 3
Expanders 2 2
Table 23 Calculated Worst Case Delay Times (Mealy)
Device mealyl mealy2
Alt. MAX (clk->output) 24ns 24ns
Cyp. MAX (input->output) 82ns 82ns
Flash (input->output) 20.5ns 20.5ns
The synthesis of VHDL architecture mealy2, in which the output is decoded in
parallel with each state, generates more product terms, for all devices. The most efficient
model for the Mealy machine is to decode the output combinatorially from the state bits,
as illustrated by VHDL architecture mealyl.
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5. Conclusions
This thesis compared the synthesis of VHDL models for different VHDL
programming elements and applications. The main purpose was to point out which models
work best for each one of the several PLDs that were chosen for the comparison.
Furthermore, an attempt was made to determine which PLD architectures work best for
particular applications.
First, a comparison was made in objects and statements fields. Variables offer
better hardware and timing efficiency for intermediate values for the Cypress devices. For
the Altera devices, signals are more efficient because variables produce extra memory
elements and therefore more hardware. Finally, when the IF... THEN... ELSE instruction
is used, the designer has to make sure that the ELSE case is used even when it is not
necessary for the design, in order to avoid unnecessary memory elements. This conclusion
is the same for all PLD architectures.
Second, different sequential applications were examined. In the Moore design, the
main difference of the VHDL models that are used is in the way that the states are
encoded. When applicable, encoding the states so that the state bits can be directed to the
output can save a lot of decoding logic. The one-hot approach generates more registers
(which is normal) but fewer decoding product terms. This reduces the delay of the MAX
devices because fewer expander terms are used. Finally, for theMealy machines, the most
efficient way is decode the output combinatorially from the state bits rather than assigning
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the output in parallel with the state transitions. Although the latter requires more product
terms, it does not produce extra delay. A summary ofwhich VHDL architectures that work
more efficiently with each PLD family is shown in Table 24 and Table 25.
Counters are implemented more efficiently when a Flash or MAX PLD is used
because their registers can be configured as T flip-flops. Furthermore, for applications that
use many product terms per macrocell, MAX architectures should be avoided because
they are slower due to the expander terms. Finally, for register intensive functions, Cypress
MAX, Flash and CY7C335 utilize the I/O resources better because they use buried
macrocells.
This thesis covered a few but very important aspects of VHDL programming for
PLDs. Having this paper as guide, the designer can improve the implementation speed and
avoid unnecessary use of resources and therefore use smaller and cheaper PLDs.
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Table 24 Objects and Statements Summary.
PLD Family
Signals vs Variables IF...THEN...ELSE
Minimum
Delay
Minimum
Hardware
Minimum
Delay
Minimum
Hardware
Altera MAX SAC sig w_else w_else
Cypress MAX var var w_else SAC
Flash370 var var w_else SAC
CY7C33x var var w_else SAC
Table 25 Sequential Logic Functions Summary.
PLD
Family
Counters Moore StateMachine Mealy State Machine
Minimum
Delay
Minimum
Hardware
Minimum
Delay
Minimum
Hardware
Minimum
Delay
Minimum
Hardware
Altera
MAX
SAC counter2 tv2 l.tv2
2. tvl
SAC mealy2
Cypress
MAX
SAC counter2 l.tv2
2.one_hot
l.tv2
2. tvl
SAC mealy2
Flash370 SAC counter2 l.tv2
2. tvl
l.tv2
2. tvl
SAC mealy2
CY7C33x N.I counter2 N.I. l.tv2
2. tvl
N.I. mealy2
SAC: Same in All Cases.
NI: No Information.
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AppendixA
Internal Switching Delays
Table 1: Cypress CY7C344-20 Devices.
Variable Name min (ns) max (ns)
eIN Dedicated Input Delay 5
tio I/O Delay 5
texp ExpanderDelay 10
lLAD Logic Array Data Delay 9
lLAC Logic Array Control Delay 7
k)D Output Delay 5
lRSU Register Set-Up Time 5
tH Register Hold Time 9
lLATCH LatchDelay 1
lRD Register Delay
tcOMB Register Bypass Delay 1
tic Asynchronous ClockDelay 8
lICS Synchronous Clock Delay 2
tFD Feedback Delay 1
lPRE Asynchronous Reg. Preset 6
tCLR Asynchronous Reg. Clear 6
A-l
Table 2: Altera EPM7032--15 Devices.
Variable Name min (ns) max (ns)
lIN Dedicated Input Delay 2
tio I/O Delay 2
tSEXP Sharable Expander Delay 8
tpEXP Parallel ExpanderDelay 1
t_AD Logic Array Data Delay 6
t_AC Logic Array Control Delay 6
k)D Output Delay 4
lRSU Register Set-Up Time 4
tH Register Hold Time 4
lRD Register Delay 1
comb Register Bypass Delay 1
tic Asynchronous Clock Delay 6
tpiA Interconnect Array Delay 2
lPRE Asynchronous Reg. Preset 4
tCLR Asynchronous Reg. Clear 4
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Appendix B
Logic Equations Obtained from Synthesis ofVHDL Codes
Symbols (Altera)
:AND & :AND
:OR # :OR
:NOT t :NOT
: Expander $ :XOR
D, T flip-flops EXP : Expander
Reset, Clock DFF, TFF : D,T flip-flops (<input>, <clock>,
<clear>,<preset>,<clock enable>)
Symbols (Cypress)
+
/
E
<variable>.D, <variable>.T
TV1 (CY7C344)
/E_21 = /stateSBV.O.Q * stateSBV.l.Q * /id_3 * id_2 * /id_l * /id_0
/E_20 = /stateSBV_O.Q * /stateSBV_l.Q * /id_3 * /id_2 * /id_l * id_0
/E_19 = stateSBV_O.Q * /stateSBV_l.Q * id_3 * /id_2 * /id_l * /id_0
/E_18 = stateSBV_2.Q * id_3 * /id_2 * /id_l * /id_0
/E_17 = stateSBV_2.Q * /id_3 * /id_2 * id_l * /id_0
/E_16 = /stateSBV_l.Q * stateSBV_2.Q
/E_15 = stateSBV_O.Q * stateSBV_2.Q
/E_14 = stateSBV_l.Q * stateSBV_2.Q * /id_3 * id_2 * /id_l * /id_0
/E_13 =/stateSBV_O.Q * /stateSBV_l.Q * stateSBV_2.Q
/E_12 = stateSBV_O.Q * /stateSBV_2.Q * /id_3 * id_2 * /id_l * /id_0
/E_ll = stateSBV_O.Q * /stateSBV_2.Q * id_3 * /id_2 * /id_l * /id_0
/E_10 = stateSBV_l.Q * /stateSBV_2.Q * id_3 * /id_2 * /id_l * /id_0
/E_9 = stateSBVJ.Q * /id_3 * /id_2 * id_l * /id_0
/E_8 = stateSBV_O.Q * stateSBV_l.Q
/E_7 = /id_l * /id_0
/E_6 = /stateSBV_O.Q * stateSBV_l.Q * /stateSBV_2.Q * id_3 * /id_2 * /id_l * /id_0
/E_5 = stateSBV_O.Q * /stateSBV_l.Q * /stateSBV_2.Q * /id_3 * /id_2 * /id_l
/E_4 = stateSBV_O.Q * /stateSBV_l.Q * /stateSBV_2.Q * id_2 * id_l
/E_3 = stateSBV_O.Q * /stateSBV_l.Q * /stateSBV_2.Q * id_3 * id_l
/E_2 = stateSBV_O.Q * /stateSBV_l.Q * /stateSBV_2.Q * id_3 * id_2
/E_l = stateSBV.O.Q * /stateSBV_l.Q * /stateSBV_2.Q * id_0
y_2= stateSBV_l.Q * stateSBV_2.Q + stateSBV_O.Q
y_l = stateSBV_l.Q * /stateSBV_2.Q + stateSBV_O.Q
/y_0 = /stateSBV_O.Q * /stateSBV_l.Q * /stateSBV_2.Q
/stateSBV_O.D = E_l * E_2 * E_3 * E_4 * E_5 * E_6 * E_7
/stateSBV_O.AR = /rst
stateSBV_O.C = elk
stateSBV_l.D.X2= /stateSBV_l.Q
stateSBV_l.D.Xl = E_8 * E_9 * E_10 * E_ll * E_12 * E_13 * E_14
/stateSBV_l.AR = /rst
stateSBV_l.C = clk
stateSBV_2.D.X2 = /stateSBV_2.Q
stateSBV_2.D.Xl = E_15 * E_16 * E_17 * E_18 * E_19 * E_20 * E_21
/stateSBV_2.AR = /rst
stateSBV_2.C = elk
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TV2 (CY7C344)
/E_l 1 = /id_3 * id_2 * /id_l * /id_0 * /y_2.Q * y_O.Q
/E_10 = id_3 * /id_2 * /id_l * /id_0 * y_2.Q * y_O.Q
/E_9 = /id_3 * id_2 * /id_l * /id_0 * /y_l.Q * y_O.Q
/E_8 = /y_2.Q * /y_l.Q * y_O.Q
/E_7 = /id_3 * /id_2 * id_l * /id_0 * y_l.Q
/E_6 = y_l.Q * /y_O.Q
/E_5 = id_3 * /id_2 * /id_l * /id_0 * /y_2.Q * y_l.Q * y_O.Q
/E_4 = /id_3 * id_2 * /id_l * /id_0 * y_l.Q * y_O.Q
/E_3 = id_3 * /id_2 * /id_l * /id_0 * y_2.Q * /y_l.Q
/E_2 = /id_3 * /id_2 * id_l * /id_0 * y_2.Q
/E_l = y_2.Q * /y_O.Q
y_2.D.X2 = /y_2.Q
y_2.D.Xl = E_l * E_2 * E_3 * E_4 * E_5
/y_2.AR = /rst
y_2.C = elk
y_l.D.X2 = /y_l.Q
y_l.D.Xl = E_6 * E_7 * E_8 * E_9 * E_10 * E_ll
/y_l.AR = /rst
y_l.C = elk
y_0.D.X2 = y_O.Q
y_O.D.Xl = /id_3 * /id_2 * /id_l * id_0 * /y_2.Q * /y_l.Q * /y_O.Q
+ /id_3 * /id_2 * id_l * /id_0 * y_l.Q * y_O.Q
+ /id_3 * /id_2 * id_l * /id_0 * y_2.Q * y_O.Q
/y_O.AR = /rst
y_O.C = elk
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onejiot (CY7C344)
/E_16 = /stateSBV.l.Q * /stateSBV_3.Q * id_3 * /id_2 * /id_l * /id_0
/E_15 = /stateSBV_l.Q * /id_3 * /id_2 * id_l * /id_0
/E_14 = /stateSBV_2.Q * /stateSBV_l.Q * id_3 * id_2
/E_13 = /stateSBV_2.Q * /stateSBV_l.Q * /id_3 * /id_2
/E_12 = /stateSBV_2.Q * /stateSBV_l.Q * id_0
/E_l 1 = /stateSBV_2.Q * /stateSBV.l.Q * id_l
/E_10 = /stateSBV_3.Q * id_3 * /id_2 * /id_l * /id_0 * stateSBV_4.Q
/E_9 = stateSBV_2.Q * /stateSBV_3.Q * /id_3 * id_2 * /id_l * /id_0
/E_8 = stateSBV_3.Q * id_3 * /id_2 * /id_l * /id_0 * /stateSBV_4.Q
/E_7 = /stateSBV_2.Q * stateSBV_3.Q * /id_3 * id_2 * /id_l * /id_0
/E_6 = stateSBV_3.Q * /id_3 * /id_2 * id_l * /id_0
/E_5 = stateSBV_2.Q * id_3 * /id_2 * /id_l * /id_0 * /stateSBV_4.Q
/E_4 = stateSBV_3.Q * /id_3 * id_2 * /id_l * /id_0 * /stateSBV_4.Q
/E_3 = /stateSBV_2.Q * id_3 * /id_2 * /id_l * /id_0 * stateSBV_4.Q
/E_2 = /stateSBV_3.Q * /id_3 * id_2 * /id_l * /id_0 * stateSBV_4.Q
/E_l = /id_3 * /id_2 * id_l * /id_0 * stateSBV_4.Q
/F_l = /stateSBV_2.Q * /stateSBV_3.Q * /stateSBV_4.Q
y_2 = /stateSBV.O.Q * /stateSBV_2.Q * /stateSBV_l.Q
y_l = /stateSBV_O.Q * /stateSBV.l.Q * /stateSBV_3.Q
+ /stateSBV_O.Q * stateSBV_2.Q * /stateSBV_l.Q
y_0 = /stateSBV_O.Q
stateSBV_0.D.X2 = stateSBV_O.Q
stateSBV_O.D.Xl = /stateSBV_O.Q * /id_3 * /id_2 * id_l * /id_0 * F_l
+ stateSBVJLQ * /id_3 * /id_2 * /id_l * id_0
/stateSBV_O.AP = /rst
stateSBV_O.C = elk
stateSBV_4.D.X2 = /stateSBV_4.Q
stateSBV_4.D.Xl = E_l * E_2 * E_3 * E_4 * E_5
/stateSBV_4.AR = /rst
stateSBV_4.C = elk
stateSBV_3.D.X2 = /stateSBV_3.Q
stateSBV_3.D.Xl = E_6 * E_7 * E_8 * E_9 * E_10
/stateSBV_3.AR = /rst
stateSBV_3.C = elk
stateSBV_2.D.X2 = /stateSBV_l.Q * /id_3 * id_2 * /id_l * /id_0 * /stateSBV_4.Q
stateSBV_2.D.Xl = E_ll * E_12 * E_13 * E_14 * E_15 * E_16
/stateSBV_2.AR = /rst
stateSBV_2.C = elk
stateSBV_l.D = stateSBV_O.Q * /id_3 * /id_2 * /id_l
* id_0
/stateSBV_l.AR = /rst
stateSBV_l.C= elk
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TV1 (Altera EPM7032)
% LPM_COMPARE~142-29 =_LC022%
LPM_COMPARE~ 142-29 = LCELL(_EQ001$ GND);
= !idO & idl & !id2 & !id3;
% LPM_COMPARE~147-29 =_LC023%
LPM_COMPARE~ 147-29 = LCELL(_EQ002$ GND);
_EQ002
= !idO & !idl & id2 & !id3;
% LPM_COMPARE~247~29 =_LC032%
LPM_COMPARE~247~29 = LCELL(_EQ003$ GND);
JEQ003 = !idO & idl & !id2 & !id3;
% LPM_COMPARE~252~29 =_LC020%
LPM_COMPARE~252~29 = LCELL(_EQ004$ GND);
_EQ004
= !idO & !idl & id2 & !id3;
% LPM_COMPARE~257~29 =_LC028%
LPM_COMPARE~257~29 = LCELL(_EQ005$ GND);
_EQ005
= !idO & !idl & !id2 & id3;
% LPM_COMPARE-352~29 =_LC027%
LPM_COMPARE~352~29 = LCELL(_EQ006$ GND);
_EQ006
= !id0 & idl & !id2 & !id3;
% LPM_COMPARE~357~29 =_LC026%
LPM_COMPARE~357~29 = LCELL(_EQ007$ GND);
_EQ007
= !idO & !idl & id2 & !id3;
% LPM_COMPARE-362~29 =_LC021%
LPM_COMPARE~362~29 = LCELL(_EQ008$ GND);
_EQ008
= !idO & !idl & !id2 & id3;
% stateO =_LC031%
stateO = DFFE(_EQ009$ VCC, elk, Srst, VCC, VCC);
_EQ009
= & _X002&
_X003;
_X001
= EXP(!idO & !idl & !id2 & id3 & !LPM_COMPARE~142-29 &
!LPM_COMPARE~147-29 & IstateO & statel & !state2);
_X002
= EXP(!LPM_COMPARE~352~29 & !LPM_COMPARE~357~29 &
!LPM_COMPARE~362~29 &
stateO);
_X003
= EXP(!idO & !idl & id2 & !id3 & !LPM_COMPARE~247~29 & IstateO &
statel & state2);
% statel =_LC030%
statel =DFFE(_EQ010$ stateO, elk, !rst, VCC, VCC);
_EQ010
= & _X005& & _X007& _X008&
_X009;
_X004
= EXP(!idO & idl & !id2 & !id3 & IstateO & statel);
_X005
= EXP(!idO & lidl & id2 & Iid3 & IstateO & statel & state2);
_X006
= EXP(!idO & lidl & Iid2 & id3 & IstateO & Istate2);
_X007
= EXP(!idO & lidl & Iid2 & id3 & stateO);
_X008
= EXP(!idO & lidl & id2 & Iid3 & stateO);
=EXP( IstateO & Istatel & Istate2);
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state2 =DFFE(_EQ011$ VCC, elk, !rst, VCC, VCC);
=
_X010& _X011& _X012&
_X013;
= EXP(!idO & lidl & id2 & Iid3 & ILPM.COMPARE-142-29 & IstateO &
statel & Istate2);
= EXP(!LPM_COMPARE-247~29 & !LPM_COMPARE~252~29 &
!LPM_COMPARE~257~29 &
IstateO & statel & state2);
= EXP(!idO & lidl & Iid2 & id3 & !LPM_COMPARE~352~29 &
!LPM_COMPARE-357-29 & stateO);
= EXP( idO & lidl & Iid2 & Iid3 & IstateO & '.statel & Istate2);
%y0 =_LC018%
yO = LCELL(_EQ012$ VCC);
= IstateO & Istatel & Istate2;
%yl =_LC017%
yl = LCELL(_EQ013$ stateO);
= IstateO & statel & Istate2;
% y2 = %
y2 =LCELL(_EQ014$ stateO);
= IstateO & statel & state2;
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TV2 (Altera EPM7032)
% LPM_COMPARE~150~29 = JLC024 %
LPM_COMPARE-150-29 = LCELL(_EQ001$ GND);
_EQ001
= lidO & lidl & id2 & Iid3;
% LPM_COMPARE-155~29 = JLC023 %
LPM_COMPARE~155-29 = LCELL(_EQ002$ GND);
= lidO & lidl & Iid2 & id3;
% LPM_COMPARE~255-29 =_LC022%
LPM_COMPARE~255~29 = LCELL(_EQ003$ GND);
_EQ003
= lidO & lidl & id2 & Iid3;
% yO = stateO %
% stateO =_LC019%
yO = TFFE( _EQ004, elk, Irst, VCC, VCC);
_EQ004
= idO & lidl & Iid2 & Iid3 & lyO & lyl & Iy2
# lidO & idl & Iid2 & Iid3 & yO & yl
# lidO & idl & lid.2 & Iid3 & yO & y2;
% yl = statel %
% statel =_LC018%
yl = DFFE(_EQ005$ _EQ006, elk, Irst, VCC, VCC);
_EQ005
= lidO & lidl & Iid2 & id3 & _X001& _X002& _X003& _X004&
_X005& yO & yl & y2
# _X001& _X002& _X003& _X004& _X005& _X006& yO & lyl &
y2;
_X001
= EXP(!idO & lidl & id2 & Iid3);
_X002
= EXP(!idO & idl & Iid2 & Iid3 & yl & y2);
_X003
= EXP(!idO & idl & Iid2 & Iid3 & lyl & y2);
= EXP(!idO & lidl & id2 & Iid3 & yl & Iy2);
_X005
= EXP(!idO & idl & Iid2 & Iid3 & yl & Iy2);
_X006
= EXP(!idO & lidl & Iid2 & id3);
_EQ006
=
_X 02& _X003& & _X005& yO;
% y2 = state2 %
%state2 =_LC020%
y2 = DFFE(_EQ007$ GND, elk, Irst, VCC, VCC);
_EQ007
= & _X007& yO & yl & y2
# _X007& _X008& yO & yl & Iy2
# _X007& _X009& yO & lyl & y2;
_X007
= EXP(!idO & idl & Iid2 & Iid3);
_X008
=EXP(!LPM_COMPARE~150-29 & !LPM_COMPARE~155~29);
_X009
= EXP(!idO & lidl & Iid2 & id3 & !LPM_COMPARE~255~29);
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onejiot (Altera EPM7032)
% LPM_COMPARE-224-29 = JLC022 %
LPM_COMPARE~224~29 = LCELL(_EQ001$ GND);
_EQ001
= lidO & idl & Iid2 & Iid3;
% LPM_COMPARE~229-29 =
_LC023%
LPM_COMPARE~229~29 = LCELL(_EQ002$ GND);
_EQ002
= lidO & lidl & id2 & Iid3;
% LPM_COMPARE-234~29 =
_LC026%
LPM_COMPARE-234~29 = LCELL(_EQ003$ GND);
_EQ003
= lidO & lidl & Iid2 & id3;
% LPM_COMPARE~371~29 =_LC020%
LPM_COMPARE~371~29 = LCELL(_EQ004$ GND);
_EQ004
= lidO & idl & Iid2 & Iid3;
% LPM_COMPARE-376~29 = JLC028 %
LPM_COMPARE~376~29 = LCELL(_EQ005$ GND);
_EQ005
= lidO & lidl & id2 & Iid3;
% LPM_COMPARE~5 18-29 =_LC027%
LPM_COMPARE~518-29 = LCELL(_EQ006$ GND);
_EQ006
= lidO & idl & Iid2 & Iid3;
% stateO =_LC021%
stateO = DFFE(_EQ007$ GND, elk, Irst, VCC, VCC);
_EQ007
= lidO & lidl & Iid2 & id3 & IstateO & Istatel & state2 & Istate3 &
Istate4 & _X001& _X002
# lidO & lidl & id2 & Iid3 & IstateO & statel & Istate2 & Istate3 &
Istate4 & _X001
# stateO & Istatel & Istate2 & Istate3 & Istate4 & _X001& _X002&
_X003;
_X001
= EXP(!id0 & idl & Iid2 & Iid3);
_X002
= EXP(!idO & lidl & id2 & Iid3);
_X003
= EXP(!idO & lidl & Iid2 & id3);
% statel =_LC032%
statel = DFFE(_EQ008$ GND, elk, Irst, VCC, VCC);
JEQ008 = lidO & lidl & Iid2 & id3 & stateO & Istatel & Istate2 & Istate3 &
Istate4 & &
# lidO & lidl & id2 & Iid3 & IstateO & Istatel & state2 & Istate3 &
Istate4 & _X001
# IstateO & statel & Istate2 & Istate3 & Istate4 & _X001& _X002&
_X003;
%state2 =_LC031%
state2 = DFFE(_EQ009$ VCC, elk, Irst, VCC, VCC);
=
_X004& _X005& _X006&
_X007;
= EXP(!LPM_COMPARE~224~29 & !LPM_COMPARE~229~29 &
!LPM_COMPARE-234~29 &
IstateO & Istatel & state2 & Istate3 & Istate4);
= EXP( IstateO & Istatel & Istate2 & state3 & Istate4);
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_X006
= EXP(!idO & lidl & Iid2 & id3 & !LPM_COMPARE~371~29 &
!LPM_COMPARE~376~29 & IstateO & statel & Istate2 & Istate3 &
Istate4);
_X007
= EXP(!idO & lidl & id2 & Iid3 & !LPM_COMPARE~518-29 & stateO &
Istatel & Istate2 & Istate3 & Istate4);
%state3 =_LC030%
state3 =DFFE(_EQ010$ GND, elk, Irst, VCC, VCC);
JEQ010 = idO & lidl & Iid2 & Iid3 & IstateO & Istatel & Istate2 & Istate3 &
state4;
%state4 =_LC024%
state4 =DFFE(_EQ011$ _EQ012, elk, VCC, Irst, VCC);
= idO & lidl & Iid2 & Iid3 & IstateO & Istatel & Istate2 & Istate3 &
state4 & _X005& _X008& _X009
# stateO & Istatel & Istate2 & Istate3 & Istate4 & _X001& _X005&
_X008&
_X009;
_X008
= EXP(!LPM_COMPARE~371~29 & IstateO & statel & Istate2 & Istate3 &
Istate4);
= EXP(!LPM_COMPARE~224-29 & IstateO & Istatel & state2 & Istate3 &
Istate4);
=
_X005& _X008&
_X009;
%y0 =_LC018%
yO = LCELL(_EQ013$ VCC);
_EQ013
= IstateO & Istatel & Istate2 & Istate3 & state4;
%yl =_LC017%
yl = LCELL( $ _EQ015);
= IstateO & statel & Istate2 & Istate3 & Istate4 & _X010& _X011
# IstateO & Istatel & Istate2 & state3 & Istate4 &
_X011;
_X010
= EXP(!stateO & Istatel & state2 & Istate3 & Istate4);
= EXP(!stateO & Istatel & Istate2 & Istate3 & state4);
_X011;
%y2 =_LC019%
y2 =LCELL(_EQ016$ GND);
_X005&_X010&_X01 ;
A-10
TV1 (Flash 371)
y_2 = stateSBV_l.Q
* stateSBV_2.Q
+ stateSBV_O.Q
y_l = stateSBV_l.Q * /stateSBV_2.Q
+ stateSBV.O.Q
/y_0 = /stateSBV_O.Q * /stateSBV.l.Q * /stateSBV_2.Q
stateSBV_O.D = /stateSBV.O.Q * stateSBV.l.Q * stateSBV_2.Q * /id_3 * id_2 *
/id_l * /id_0
+ /stateSBV_O.Q * stateSBV_l.Q * /stateSBV_2.Q * id_3 * /id_2 * /id_l * /id_0
+ stateSBV_O.Q
* /stateSBV_l.Q * /stateSBV_2.Q * /id_3 * /id_2 * /id_l
+ stateSBV_O.Q
* /stateSBV_l.Q * /stateSBV_2.Q * id_2 * id_l
+ stateSBV_O.Q
* /stateSBV_l.Q * /stateSBV_2.Q * id_3 * id_l
+ stateSBV.O.Q
* /stateSBV_l.Q * /stateSBV_2.Q * id_3 * id_2
+ stateSBV_O.Q
* /stateSBV.l.Q * /stateSBV_2.Q * id_0
stateSBV_O.AP = GND
stateSBV_O.AR = rst
stateSBV_O.C = elk
stateSBV_l.T = stateSBV.l.Q * stateSBV_2.Q
* /id_3 * id_2 * /id_l * /id_0
+ stateSBV.O.Q
* /stateSBV_2.Q * /id_3 * id_2 * /id_l * /id_0
+ stateSBV_O.Q
* /stateSBV_2.Q * id_3 * /id_2 * /id_l * /id_0
+ stateSBV.l.Q * /stateSBV_2.Q * id_3 * /id_2 * /id_l * /id_0
+ stateSBV_l.Q
* /id_3 * /id_2 * id_l * /id_0
+ /stateSBV_O.Q * /stateSBV_l.Q * stateSBV_2.Q
+ stateSBV_O.Q
* stateSBVJ.Q
stateSBV_l.AP = GND
stateSBV_l.AR = rst
stateSBV_l.C = clk
stateSBV_2.T = /stateSBV_O.Q * stateSBV_l.Q * /id_3 * id_2 * /id_l
* /id_0
+ /stateSBV_O.Q * /stateSBV_l.Q * /id_3 * /id_2 * /id_l
* id_0
+ stateSBV_O.Q
* /stateSBV_l.Q * id_3 * /id_2 * /id_l * /id_0
+ stateSBV_2.Q
* id_3 * /id_2 * /id_l * /id_0
+ stateSBV_2.Q
* /id_3 * /id_2 * id_l * /id_0
+ /stateSBV_l.Q * stateSBV_2.Q
+ stateSBV.O.Q
* stateSBV_2.Q
stateSBV_2.AP = GND
stateSBV_2.AR = rst
stateSBV_2.C = elk
A-ll
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y_2.T = id_3 * /id_2 * /id_l * /id_0 * /y_2.Q * y_l.Q * y_O.Q
+ /id_3 * id_2 * /id_l * /id_0 * y_l.Q * y_O.Q
+ id_3 * /id_2 * /id_l * /id_0 * y_2.Q * /y_l.Q
+ /id_3 * /id_2 * id_l * /id_0 * y_2.Q
+ y_2.Q * /y_O.Q
y_2.AP = GND
y_2.AR = rst
y_2.C = elk
y_l.T = /id_3 * id_2 * /id_l * /id_0 * /y_2.Q * y_O.Q
+ id_3 * /id_2 * /id_l * /id_0 * y_2.Q * y_O.Q
+ /id_3 * id_2 * /id_l * /id_0 * /y_l.Q * y_O.Q
+ /id_3 * /id_2 * id_l * /id_0 * y_l.Q
+ /y_2.Q * /y_l.Q * y_O.Q
+ y_l.Q*/y_O.Q
y_l.AP= GND
y_l.AR = rst
y_l.C = clk
y_O.T = /id_3 * /id_2 * /id_l * id_0 * /y_2.Q * /y_l.Q * /y_O.Q
+ /id_3 * /id_2 * id_l * /id_0 * y_l.Q * y_O.Q
+ /id_3 * /id_2 * id_l * /id_0 * y_2.Q * y_0.Q
y_O.AP = GND
y_O.AR = rst
y_O.C = elk
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y_2 = y_0.Q * /stateSBV_2.Q * /stateSBV.l.Q
y_l = y_0.Q * /stateSBV.l.Q * /stateSBV_3.Q
+ y_0.Q * stateSBV_2.Q * /stateSBV_l.Q
y_0.T = y_0.Q * /id_3 * /id_2 * id_l * /id_0 * stateSBV_4.Q
+ y_0.Q * stateSBV_3.Q * /id_3 * /id_2 * id_l * /id_0
+ y_0.Q * stateSBV_2.Q * /id_3 * /id_2 * id_l * /id_0
+ /y_0.Q * /id_3 * /id_2 * /id_l * id_0
y_0.AP = GND
y_0.AR = rst
y_0.C = elk
stateSBV_4.T = stateSBV_2.Q * id_3 * /id_2 * /id_l * /id_0 * /stateSBV_4.Q
+ stateSBV_3.Q * /id_3 * id_2 * /id_l * /id_0 * /stateSBV_4.Q
+ /stateSBV_2.Q * id_3 * /id_2 * /id_l * /id_0 * stateSBV_4.Q
+ /stateSBV_3.Q * /id_3 * id_2 * /id_l * /id_0 * stateSBV_4.Q
+ /id_3 * /id_2 * id_l * /id_0 * stateSBV_4.Q
stateSBV_4.AP = GND
stateSBV_4.AR = rst
stateSBV_4.C = elk
stateSBV_3.T = /stateSBV_3.Q * id_3 * /id_2 * /id_l * /id_0 * stateSBV_4.Q
+ stateSBV_2.Q * /stateSBV_3.Q * /id_3 * id_2 * /id_l * /id_0
+ stateSBV_3.Q * id_3 * /id_2 * /id_l * /id_0 * /stateSBV_4.Q
+ /stateSBV_2.Q * stateSBV_3.Q * /id_3 * id_2 * /id_l * /id_0
+ stateSBV_3.Q * /id_3 * /id_2 * id_l * /id_0
stateSBV_3.AP = GND
stateSBV_3.AR = rst
stateSBV_3.C = elk
stateSBV_2.T = stateSBV_2.Q * /stateSBV_l.Q * /id_3 * id_2 * /id_l * /id_0 * /stateSBV_4.Q
+ stateSBV_2.Q * /stateSBV_l.Q * /stateSBV_3.Q * id_3 * /id_2 * /id_l * /id_0
+ /stateSBV_2.Q * /id_3 * id_2 * /id_l * /id_0 * stateSBV_4.Q
+ /stateSBV_2.Q * stateSBV_3.Q * id_3 * /id_2 * /id_l * /id_0
+ stateSBV_2.Q * /stateSBV.l.Q * /id_3 * /id_2 * id_l * /id_0
+ /stateSBV_2.Q * stateSBVJ.Q
stateSBV_2.AP = GND
stateSBV_2.AR = rst
stateSBV_2.C = elk
stateSBV_l.D = /y_0.Q * /id_3 * /id_2 * /id_l * id_0
stateSBV_l.AP= GND
stateSBV_l.AR = rst
stateSBV_l.C = clk
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y_2 = stateSBV_l.Q * stateSBV_2.Q
+ stateSBV.O.Q
y_l = stateSBV_l.Q * /stateSBV_2.Q
+ stateSBV.O.Q
/y_0 = /stateSBV_O.Q * /stateSBV_l.Q * /stateSBV_2.Q
stateSBV_O.D = /stateSBV_O.Q * stateSBV_l.Q * stateSBV_2.Q * /id_3 * id_2 * /id_l * /id_0
+ /stateSBV_O.Q * stateSBV_l.Q * /stateSBV_2.Q * id_3 * /id_2 * /id_l * /id_0
+ stateSBV_O.Q * /stateSBV_l.Q * /stateSBV_2.Q * /id_3 * /id_2 * /id_l
+ stateSBV_O.Q * /stateSBV.l.Q * /stateSBV_2.Q * id_2 * id_l
+ stateSBV_O.Q * /stateSBV_l.Q * /stateSBV_2.Q * id_3 * id_l
+ stateSBV_O.Q * /stateSBVJ.Q * /stateSBV_2.Q * id_3 * id_2
+ stateSBV_O.Q * /stateSBV_l.Q * /stateSBV_2.Q * id_0
stateSBV_O.AP = rst
stateSBV_O.C = elk
/stateSBV_l.D.X2 = /stateSBV_l.Q
/stateSBV_l.D.Xl = stateSBV_l.Q * stateSBV_2.Q * /id_3 * id_2 * /id_l * /id_0
+ stateSBV_O.Q * /stateSBV_2.Q * /id_3 * id_2 * /id_l * /id_0
+ stateSBV_O.Q * /stateSBV_2.Q * id_3 * /id_2 * /id_l * /id_0
+ stateSBV.l.Q * /stateSBV_2.Q * id_3 * /id_2 * /id_l * /id_0
+ stateSBV_l.Q * /id_3 * /id_2 * id_l * /id_0
+ /stateSBV_O.Q * /stateSBV_l.Q * stateSBV_2.Q
+ stateSBV_O.Q * stateSBV_l.Q
stateSBV_l.AP = rst
stateSBV_l.C = clk
/stateSBV_2.D.X2 = /stateSBV_2.Q
/stateSBV_2.D.Xl = /stateSBV_O.Q * stateSBV_l.Q * /id_3 * id_2 * /id_l * /id_0
+ /stateSBV_O.Q * /stateSBV_l.Q * /id_3 * /id_2 * /id_l * id_0
+ stateSBV_O.Q * /stateSBV_l.Q * id_3 * /id_2 * /id_l * /id_0
+ stateSBV_2.Q * id_3 * /id_2 * /id_l
* /id_0
+ stateSBV_2.Q * /id_3 * /id_2 * id_l * /id_0
+ /stateSBV_l.Q * stateSBV_2.Q
+ stateSBVJLQ * stateSBV_2.Q
stateSBV_2.AP = rst
stateSBV 2.C = clk
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/y_2.D.X2 = /y_2.Q
/y_2.D.Xl = id_3 * /id_2 * /id_l * /id_0 * /y_2.Q * y_l.Q * y_O.Q
+ /id_3 * id_2 * /id_l * /id_0 * y_l.Q * y_O.Q
+ id_3 * /id_2 * /id_l * /id_0 * y_2.Q * /y_l.Q
+ /id_3 * /id_2 * id_l * /id_0 * y_2.Q
+ y_2.Q * /y_0.Q
y_2.AP = rst
y_2.C = elk
/y_l.D.X2 = /y_l.Q
/y_l.D.Xl = /id_3 * id_2 * /id_l * /id_0 * /y_2.Q * y_O.Q
+ id_3 * /id_2 * /id_l * /id_0 * y_2.Q * y_O.Q
+ /id_3 * id_2 * /id_l * /id_0 * /y_l.Q * y_O.Q
+ /id_3 * /id_2 * id_l * /id_0 * y_l.Q
+ /y_2.Q*/y_l.Q*y_0.Q
+ y_l.Q*/y_O.Q
y_l.AP= rst
y_l.C = clk
/y_0.D.X2 = /y_O.Q
/y_O.D.Xl = /id_3 * /id_2 * /id_l * id_0 * /y_2.Q * /y_l.Q * /y_O.Q
+ /id_3 * /id_2 * id_l * /id_0 * y_l.Q * y_O.Q
+ /id_3 * /id_2 * id_l * /id_0 * y_2.Q * y_O.Q
y_O.AP = rst
y_O.C = elk
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y_2 = y_0.Q * /stateSBV_l.Q * /stateSBV_2.Q
y_l = y_0.Q * /stateSBV_l.Q * /stateSBV_3.Q
+ y_0.Q * /stateSBV_l.Q * stateSBV_2.Q
/y_0.D.X2 = y_0.Q
/y_0.D.Xl = y_0.Q * /id_3 * /id_2 * id_l * /id_0 * stateSBV_4.Q
+ y_0.Q * /id_3 * /id_2 * id_l * /id_0 * stateSBV_3.Q
+ y_0.Q
* /id_3 * /id_2 * id_l * /id_0 * stateSBV_2.Q
+ /y_0.Q * /id_3 * /id_2 * /id_l * id_0
y_0.AR = rst
y_0.C = elk
/stateSBV_4.D.X2 = /stateSBV_4.Q
/stateSBV_4.D.Xl = id_3 * /id_2 * /id_l * /id_0 * stateSBV_2.Q * /stateSBV_4.Q
+ /id_3 * id_2 * /id_l * /id_0 * stateSBV_3.Q * /stateSBV_4.Q
+ id_3 * /id_2 * /id_l * /id_0 * /stateSBV_2.Q * stateSBV_4.Q
+ /id_3 * id_2 * /id_l * /id_0 * /stateSBV_3.Q * stateSBV_4.Q
+ /id_3 * /id_2 * id_l * /id_0 * stateSBV_4.Q
stateSBV_4.AP = rst
stateSBV_4.C = elk
/stateSBV_3.D.X2 = /stateSBV_3.Q
/stateSBV_3.D.Xl = id_3 * /id_2 * /id_l * /id_0 * /stateSBV_3.Q * stateSBV_4.Q
+ /id_3 * id_2 * /id_l * /id_0 * stateSBV_2.Q * /stateSBV_3.Q
+ id_3 * /id_2 * /id_l * /id_0 * stateSBV_3.Q * /stateSBV_4.Q
+ /id_3 * id_2 * /id_l * /id_0 * /stateSBV_2.Q * stateSBV_3.Q
+ /id_3 * /id_2 * id_l * /id_0 * stateSBV_3.Q
stateSBV_3.AP = rst
stateSBV_3.C = elk
/stateSBV_2.D.X2 = /stateSBV_2.Q
/stateSBV_2.D.Xl = /stateSBV_l.Q * /id_3 * id_2 * /id_l * /id_0 * stateSBV_2.Q *
/stateSBV_4.Q
+ /stateSBV_l.Q * id_3 * /id_2 * /id_l * /id_0 * stateSBV_2.Q * /stateSBV_3.Q
+ /id_3 * id_2 * /id_l * /id_0 * /stateSBV_2.Q * stateSBV_4.Q
+ id_3 * /id_2 * /id_l * /id_0 * /stateSBV_2.Q * stateSBV_3.Q
+ /stateSBV_l.Q * /id_3 * /id_2 * id_l * /id_0 * stateSBV_2.Q
+ stateSBV_l.Q * /stateSBV_2.Q
stateSBV_2.AP = rst
stateSBV_2.C = elk
stateSBV_l.D = /y_0.Q * /id_3 * /id_2 * /id_l * id_0
stateSBV_l.AP = rst
stateSBV_l.C = clk
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/E_15 = inp_3 * inp_2 * /stateSBV_O.Q * stateSBV_2.Q
/E_14 = inp_3 * inp_l * /stateSBV_O.Q * stateSBV_2.Q
/E_13 = inp_2 * inp_l * inp_0 * /stateSBV_O.Q * stateSBV_2.Q
/E_12 = inp_3 * /inp_0 * /stateSBV_O.Q * stateSBV_2.Q
/E_ll = /stateSBV_0.Q * /stateSBVJ.Q * stateSBV_2.Q
/E_10 = /stateSBV_O.Q * stateSBV_l.Q * /stateSBV_2.Q
/E_9 = /stateSBV_O.Q * /stateSBV_l.Q * /stateSBV_2.Q
/E_8 = inp_3 * /inp_2 * inp_l * inp_0 * /stateSBV_l.Q * /stateSBV_2.Q
/E_7 = inp_3 * /stateSBV_O.Q * stateSBV_l.Q * stateSBV_2.Q * F_l
/E_6 = /inp_3 * /inp_l * /stateSBV_O.Q * stateSBV_2.Q
/E_5 = /inp_2 * /inp_l * inp_0 * /stateSBV_O.Q * stateSBV_2.Q
/E_4 = /inp_3 * /inp_0 * /stateSBV_O.Q * stateSBV_2.Q
/E_3 = /inp_3 * /inp_2 * inp_l * inp_0 * /stateSBV_O.Q
/E_2 =/stateSBV_O.Q * /stateSBV_l.Q * stateSBV_2.Q
/E_l = /stateSBV_O.Q * stateSBV.l.Q * /stateSBV_2.Q
/F_3 = /inp_2 * /inp_l * inp_0
/F_2 = /stateSBV.l.Q * /stateSBV_2.Q
/F_l = /inp_2 * /inp_l * inp_0
y_l.X2 = /stateSBV_0.Q
y_l.Xl = E_l * E_2 * E_3 * E_4 * E_5 * E_6
y_0.X2 = /inp_3 * inp_2 * inp_l * inp_0 * /stateSBVJLQ * stateSBV_l.Q
y_0.Xl=E_7*E_8*E_9
stateSBV_0.D.X2 = stateSBV_O.Q
stateSBV_O.D.Xl = inp_3 * /inp_2 * /inp_l * inp_0 * stateSBV_l.Q * stateSBV_2.Q
+ inp_3 * /inp_2 * inp_l * inp_0 * stateSBV_0.Q
+ stateSBV_O.Q * F_2
/stateSBV_O.AR = /rst
stateSBV_O.C = elk
/stateSBV_l.D = E_10 * E_l 1 * E_12 * E_13 * E_14 * E_15
/stateSBV_l.AR = /rst
stateSBV_l.C = clk
stateSBV_2.D =/inp_3 * /inp_2 * inp_l * inp_0 * /stateSBV_O.Q
* /stateSBV.l.Q * /stateSBV_2.Q
+ /inp_3 * inp_2 * inp_l * inp_0 * /stateSBV_O.Q * stateSBV_l.Q
+ inp_3 * /stateSBVJLQ * stateSBV_l.Q * stateSBV_2.Q * F_3
/stateSBV_2.AR = /rst
stateSBV_2.C = elk
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/E_20 = inp_3 * inp_2 * /stateSBV.O.Q * stateSBV_2.Q
/E_19 = inp_3 * inp_l * /stateSBV_O.Q * stateSBV_2.Q
/E_18 = inp_2 * inp_l * inp_0 * /stateSBV_O.Q * stateSBV_2.Q
/E_17 = inp_3 * /inp_0 * /stateSBV_O.Q * stateSBV_2.Q
/E_16 = /stateSBV.O.Q * /stateSBV_l.Q * stateSBV_2.Q
/E_15 = /stateSBV_O.Q * stateSBV_l.Q * /stateSBV_2.Q
/E_14 = inp_3 * /inp_2 * inp_l * inp_0 * stateSBV_O.Q
/E_13 = /inp_3 * inp_2 * inp_l * inp_0 * stateSBV.l.Q
/E_12 = inp_3 * /inp_0 * stateSBV_l.Q * stateSBV_2.Q
/E_ll = inp_3 * inp_2 * stateSBVJ.Q * stateSBV_2.Q
/E_10 = inp_3 * inp_l * stateSBV_l.Q * stateSBV_2.Q
/E_9 = stateSBV_O.Q * stateSBV_2.Q
/E_8 = stateSBV.O.Q * stateSBV_l.Q
/E_7 = /inp_3 * /inp_l * /stateSBV_O.Q * stateSBV_2.Q
/E_6 = /inp_2 * /inp_l * inp_0 * /stateSBV.O.Q * stateSBV_2.Q
/E_5 = /inp_3 * /inp_2 * inp_l * inp_0 * /stateSBV.O.Q
/E_4 = /inp_3 * /inp_0 * /stateSBV.O.Q * stateSBV_2.Q
/E_3 = stateSBV.O.Q * /stateSBV_l.Q * /stateSBV_2.Q
/E_2 = /stateSBV.O.Q * /stateSBV.l.Q * stateSBV_2.Q
/E_l = /stateSBV.O.Q * stateSBV.l.Q * /stateSBV_2.Q
/F_2 = /inp_2 * /inp_l * inp.O
/F_l = /stateSBV.l.Q * /stateSBV_2.Q
/y_l = E_l * E_2 * E_3 * E_4 * E.5 * E_6 * E_7
y_0.X2 = /stateSBV.O.Q * /stateSBV.l.Q * /stateSBV_2.Q
y_O.Xl = E.8 * E.9 * E_10 * E.ll * E_12 * E_13 * E_14
stateSBV_0.D.X2 = stateSBV.O.Q
stateSBV_O.D.Xl = inp_3 * /inp_2 * /inp_l * inp_0 * stateSBV.l.Q * stateSBV_2.Q
+ inp_3 * /inp_2 * inp_l * inp_0 * stateSBV.O.Q
+ stateSBV.O.Q * F.l
/stateSBV.O.AR = /rst
stateSBV.O.C = elk
/stateSBV.l.D = E_15 * E_16 * E_17 * E_18 * E_19 * E_20
/stateSBV_l.AR= /rst
stateSBV.l.C- elk
stateSBV_2.D = /inp_3 * /inp_2 * inp.l * inp.O * /stateSBV.O.Q
* /stateSBV.l.Q * /stateSBV_2.Q
+ /inp_3 * inp_2 * inp_l * inp_0 * /stateSBV.O.Q * stateSBV.l.Q
+ inp_3 * /stateSBV.O.Q * stateSBV.l.Q * stateSBV_2.Q * F_2
/stateSBV_2.AR = /rst
stateSBV_2.C = elk
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% LPM.COMPARE-170-33 =.LC023%
LPM_COMPARE~170-33 = LCELL(_EQ001$ Iinp3);
.EQ001
= inpO & inpl & inp2 & !inp3;
% LPM.COMPARE-386-33 =_LC024%
LPM_COMPARE~386~33 = LCELL(.EQ002$ Iinp3);
.EQ002
= inpO & inpl & inp2 & Iinp3;
% stateO =_LC019%
stateO =TFFE(_EQ003, elk, Irst, VCC, VCC);
_EQ003
= inpO & linpl & Iinp2 & inp3 & ILPM.COMPARE-170-33 & IstateO &
statel & state2
# inpO & inpl & Iinp2 & inp3 & stateO;
% statel =_LC020%
statel = DFFE(_EQ004$ GND, elk, Irst, VCC, VCC);
_EQ004
= !LPM_COMPARE~170~33 & IstateO & statel & _X001
# IstateO & statel & !state2
# IstateO & Istatel & state2;
_X001
= EXP( inpO & linpl & Iinp2 & inp3);
%state2 =_LC022%
state2 = DFFE( .EQ005$ GND, elk, Irst, VCC, VCC);
_EQ005
= inpO & inpl & inp2 & Iinp3 & IstateO & statel & Istate2
# inpO & inpl & Iinp2 & Iinp3 & IstateO & Istatel & Istate2
# ILPM.COMPARE- 170-33 & IstateO & statel & state2 &
_X001;
%y0 =_LC017%
yO = LCELL(_EQ006$ VCC);
.EQ006
= inpO & inpl & inp2 & Iinp3 & IstateO & statel & Istate2
# inpO & inpl & Iinp2 & inp3 & stateO & Istatel & Istate2
# inpO & inpl & Iinp2 & Iinp3 & IstateO & Istatel & Istate2
# !LPM_COMPARE~386~33 & IstateO & statel & state2 &
# IstateO & Istatel & Istate2 &
_X002;
_X002
= EXP( inpO & inpl & Iinp2 & Iinp3);
% yl =.LC018%
yl = LCELL(_EQ007$ VCC);
_EQ007
= !LPM_COMPARE~386~33 & IstateO & statel & state2 & _X001
# IstateO & Istatel & Istate2 &
_X002;
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% LPM.COMPARE-253-33 =.LC023%
LPM_COMPARE~253~33 = LCELL( .EQ001$ Iinp3);
_EQ001
= inpO & inpl & inp2 & Iinp3;
% stateO =_LC019%
stateO = TFFE( _EQ002, elk, Irst, VCC, VCC);
.EQ002
= inpO & linpl & Iinp2 & inp3 & !LPM_COMPARE~253~33 & IstateO &
statel & state2
# inpO & inpl & Iinp2 & inp3 & stateO;
% statel =_LC020%
statel = DFFE(_EQ003$ GND, elk, Irst, VCC, VCC);
_EQ003
= !LPM_COMPARE~253~33 & IstateO & statel & _X001
# IstateO & statel & Istate2
# IstateO & Istatel & state2;
_X001
= EXP( inpO & linpl & Iinp2 & inp3);
%state2 =_LC022%
state2 = DFFE( .EQ004$ GND, elk, Irst, VCC, VCC);
.EQ004
= inpO & inpl & inp2 & Iinp3 & IstateO & statel & Istate2
# inpO & inpl & Iinp2 & Iinp3 & IstateO & Istatel & Istate2
# !LPM_COMPARE~253~33 & IstateO & statel & state2 &
_X001;
%yO =_LC017%
yO = LCELL(_EQ005$ VCC);
_EQ005
= inpO & inpl & inp2 & Iinp3 & IstateO & Istate2
# inpO & inpl & Iinp2 & inp3 & stateO
# !LPM_COMPARE~253~33 & IstateO & statel & state2 &
# IstateO & Istatel & Istate2;
%yl =_LC018%
yl = LCELL( .EQ006$ VCC);
JEQ006 = !LPM_COMPARE~253~33 & IstateO & statel & state2 &
# IstateO & Istatel & Istate2 &
_X002;
_X002
= EXP( inpO & inpl & Iinp2 & Iinp3);
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Mealyl (CY7C371)
y_i =
/inp_2 * /inp.l * inp.O * stateSBV_2.Q
+ /inp_3 * /inp_2 * inp.l * inp.O
+ /inp_3 * /inp.l * stateSBV_2.Q
+ /inp_3 * /inp_0 * stateSBV_2.Q
+ /stateSBV.l.Q * stateSBV_2.Q
+ stateSBV.l.Q * /stateSBV_2.Q
+ stateSBV.O.Q
/y_0 =
/inp_3 * inp_2 * inp.l * inp.O * /stateSBV.O.Q * stateSBV.l.Q
+ inp_3 * /inp_2 * inp.l * inp_0 * /stateSBV.l.Q * /stateSBV_2.Q
+ inp_3 * /inp.O * /stateSBV.O.Q * stateSBV.l.Q * stateSBV_2.Q
+ inp_3 * inp_2 * /stateSBV.O.Q * stateSBV.l.Q * stateSBV_2.Q
+ inp_3 * inp.l * /stateSBV.O.Q * stateSBV.l.Q * stateSBV_2.Q
+ /stateSBV.O.Q * /stateSBV.l.Q * /stateSBV_2.Q
stateSBV.O.T =
inp_3 * /inp_2 * /inp.l * inp.O * stateSBV.l.Q * stateSBV_2.Q
+ inp_3 * /inp_2 * inp.l * inp.O * stateSBV.O.Q
+ stateSBV.O.Q * stateSBV_2.Q
+ stateSBV.O.Q * stateSBV.l.Q
stateSBV_O.AP =GND
stateSBV_O.AR = rst
stateSBV.O.C = elk
stateSBV_l.D =
inp_2 * inp.l * inp.O * /stateSBV.O.Q * stateSBV_2.Q
+ inp_3 * inp_2 * /stateSBV.O.Q * stateSBV_2.Q
+ inp_3 * inp.l * /stateSBV.O.Q * stateSBV_2.Q
+ inp_3 * /inp_0 * /stateSBV.O.Q * stateSBV_2.Q
+ /stateSBV.O.Q * /stateSBV.l.Q * stateSBV_2.Q
+ /stateSBV.O.Q * stateSBV.l.Q * /stateSBV_2.Q
stateSBV_l.AP= GND
stateSBV_l.AR= rst
stateSBV_l.C = clk
stateSBV_2.D =
/inp_3 * /inp_2 * inp.l * inp_0 * /stateSBV.O.Q * /stateSBV.l.Q * /stateSBV_2.Q
+ /inp_3 * inp_2 * inp.l * inp_0 * /stateSBV.O.Q * stateSBV.l.Q
+ inp_3 * /inp.O * /stateSBV.O.Q * stateSBV.l.Q * stateSBV_2.Q
+ inp_3 * inp_2 * /stateSBV.O.Q * stateSBV.l.Q * stateSBV_2.Q
+ inp_3 * inp.l * /stateSBV.O.Q * stateSBV.l.Q * stateSBV_2.Q
stateSBV_2.AP= GND
stateSBV_2.AR = rst
stateSBV_2.C = elk
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Mealy2 (CY7C371)
y_i =
/inp_2 * /inp_l * inp.O * /stateSBV.O.Q * stateSBV_2.Q
+ /inp_3 * /inp_2 * inp.l * inp.O * /stateSBV.O.Q
+ /inp_3 * /inp_l * /stateSBV.O.Q * stateSBV_2.Q
+ /inp_3 * /inp.O * /stateSBV.O.Q * stateSBV_2.Q
+ stateSBV.O.Q * /stateSBV.l.Q * /stateSBV_2.Q
+ /stateSBV.O.Q * /stateSBV.l.Q * stateSBV_2.Q
+ /stateSBV.O.Q * stateSBV.l.Q * /stateSBV_2.Q
/y_0 =
inp_3 * /inp_2 * inp.l * inp.O * stateSBV.O.Q
+ /inp_3 * inp_2 * inp_l * inp_0 * stateSBV.l.Q
+ inp_3 * /inp.O * stateSBV.l.Q * stateSBV_2.Q
+ inp_3 * inp_2 * stateSBV.l.Q * stateSBV_2.Q
+ inp_3 * inp.l * stateSBV.l.Q * stateSBV_2.Q
+ /stateSBV.O.Q * /stateSBV.l.Q * /stateSBV_2.Q
+ stateSBV.O.Q * stateSBV_2.Q
+ stateSBV.O.Q * stateSBV.l.Q
stateSBV.O.T = inp_3 * /inp_2 * /inp_l * inp.O * stateSBV.l.Q * stateSBV_2.Q
+ inp_3 * /inp_2 * inp.l * inp_0 * stateSBV.O.Q
+ stateSBV.O.Q * stateSBV_2.Q
+ stateSBV.O.Q * stateSBV.l.Q
stateSBV.O-AP = GND
stateSBV_O.AR = rst
stateSBV.O.C = elk
stateSBV.LD = inp_2 * inp_l * inp_0 * /stateSBV.O.Q * stateSBV_2.Q
+ inp_3 * inp_2 * /stateSBV.O.Q * stateSBV_2.Q
+ inp_3 * inp.l * /stateSBV.O.Q * stateSBV_2.Q
+ inp_3 * /inp_0 * /stateSBV.O.Q * stateSBV_2.Q
+ /stateSBV.O.Q * /stateSBV.l.Q * stateSBV_2.Q
+ /stateSBV.O.Q * stateSBV.l.Q * /stateSBV_2.Q
stateSBV_l.AP = GND
stateSBV_l.AR = rst
stateSBV_l.C = clk
stateSBV_2.D =
/inp_3 * /inp_2 * inp.l * inp.O * /stateSBV.O.Q * /stateSBV.l.Q * /stateSBV_2.Q
+ /inp_3 * inp_2 * inp_l * inp_0 * /stateSBV.O.Q * stateSBV.l.Q
+ inp_3 * /inp.O * /stateSBV.O.Q * stateSBV.l.Q * stateSBV_2.Q
+ inp_3 * inp_2 * /stateSBV.O.Q * stateSBV.l.Q * stateSBV_2.Q
+ inp_3 * inp.l * /stateSBV.O.Q * stateSBV.l.Q * stateSBV_2.Q
stateSBV_2.AP = GND
stateSBV_2.AR = rst
stateSBV_2.C = elk
A-22
Mealyl (CY7C331)
y_i =
/inp_2 * /inp.l * inp.O * stateSBV_2.Q
+ /inp_3 * /inp_2 * inp.l * inp.O
+ /inp_3 * /inp.l * stateSBV_2.Q
+ /inp_3 * /inp.O * stateSBV_2.Q
+ /stateSBV.l.Q * stateSBV_2.Q
+ stateSBV.l.Q * /stateSBV_2.Q
+ stateSBV.O.Q
/y_0 =
/inp_3 * inp_2 * inp.l * inp.O * /stateSBV.O.Q * stateSBV.l.Q
+ inp_3 * /inp_2 * inp.l * inp.O * /stateSBV.l.Q * /stateSBV_2.Q
+ inp_3 * /inp.O * /stateSBV.O.Q* stateSBV.l.Q * stateSBV_2.Q
+ inp_3 * inp_2 * /stateSBV.O.Q * stateSBV.l.Q * stateSBV_2.Q
+ inp_3 * inp.l * /stateSBV.O.Q * stateSBV.l.Q * stateSBV_2.Q
+ /stateSBV.O.Q * /stateSBV.l.Q * /stateSBV_2.Q
/stateSBV_0.D.X2 =
/stateSBV.O.Q
/stateSBV_O.D.Xl =
inp_3 * /inp_2 * /inp.l * inp.O * stateSBV.l.Q * stateSBV_2.Q
+ inp_3 * /inp_2 * inp.l * inp.O * stateSBV.O.Q
+ stateSBV.O.Q * stateSBV_2.Q
+ stateSBV.O.Q * stateSBV.l.Q
stateSBV.O.AP = rst
stateSBV_O.C = elk
stateSBV.LD =
inp_2 * inp.l * inp.O * /stateSBV.O.Q * stateSBV_2.Q
+ inp_3 * inp_2 * /stateSBV.O.Q * stateSBV_2.Q
+ inp_3 * inp_l * /stateSBV.O.Q * stateSBV_2.Q
+ inp_3 * /inp_0 * /stateSBV.O.Q * stateSBV_2.Q
+ /stateSBV.O.Q * /stateSBV.l.Q * stateSBV_2.Q
+ /stateSBV.O.Q * stateSBV.l.Q * /stateSBV_2.Q
stateSBV_l.AP = rst
stateSBV_l.C = clk
stateSBV_2.D =
/inp_3 * /inp_2 * inp_l * inp_0 * /stateSBV.O.Q * /stateSBV.l.Q * /stateSBV_2.Q
+ /inp_3 * inp_2 * inp_l * inp_0 * /stateSBV.O.Q * stateSBV.l.Q
+ inp_3 * /inp_0 * /stateSBV.O.Q * stateSBV.l.Q * stateSBV_2.Q
+ inp_3 * inp_2 * /stateSBV.O.Q * stateSBV.l.Q * stateSBV_2.Q
+ inp_3 * inp.l * /stateSBV.O.Q * stateSBV.l.Q * stateSBV_2.Q
stateSBV_2.AP = rst
stateSBV 2.C = elk
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Mealy2 (CY7C331)
y_i =
/inp_2 * /inp.l * inp.O * /stateSBV.O.Q * stateSBV_2.Q
+ /inp_3 * /inp_2 * inp_l * inp.O * /stateSBV.O.Q
+ /inp_3 * /inp.l * /stateSBV.O.Q * stateSBV_2.Q
+ /inp_3 * /inp_0 * /stateSBV.O.Q * stateSBV_2.Q
+ stateSBV.O.Q * /stateSBV.l.Q * /stateSBV_2.Q
+ /stateSBV.O.Q * /stateSBV.l.Q * stateSBV_2.Q
+ /stateSBV.O.Q * stateSBV.l.Q * /stateSBV_2.Q
/y_0 =
inp_3 * /inp_2 * inp_l * inp_0 * stateSBV.O.Q
+ /inp_3 * inp_2 * inp_l * inp.O * stateSBV.l.Q
+ inp_3 * /inp.O * stateSBV.l.Q * stateSBV_2.Q
+ inp_3 * inp_2 * stateSBV.l.Q * stateSBV_2.Q
+ inp_3 * inp_l * stateSBV.l.Q * stateSBV_2.Q
+ /stateSBV.O.Q * /stateSBV.l.Q * /stateSBV_2.Q
+ stateSBV.O.Q * stateSBV_2.Q
+ stateSBV.O.Q * stateSBV.l.Q
/stateSBV_0.D.X2 = /stateSBV.O.Q
/stateSBV_O.D.Xl =
inp_3 * /inp_2 * /inp.l * inp.O * stateSBV.l.Q * stateSBV_2.Q
+ inp_3 * /inp_2 * inp.l * inp.O * stateSBV.O.Q
+ stateSBV.O.Q * stateSBV_2.Q
+ stateSBV.O.Q * stateSBV.l.Q
stateSBV.O.AP = rst
stateSBV_O.C = elk
stateSBV_l.D =
inp_2 * inp_l * inp_0 * /stateSBV_O.Q * stateSBV_2.Q
+ inp_3 * inp_2 * /stateSBV.O.Q * stateSBV_2.Q
+ inp_3 * inp_l * /stateSBV.O.Q * stateSBV_2.Q
+ inp_3 * /inp_0 * /stateSBV.O.Q * stateSBV_2.Q
+ /stateSBV.O.Q * /stateSBV.l.Q * stateSBV_2.Q
+ /stateSBV.O.Q * stateSBV.l.Q * /stateSBV_2.Q
stateSBV_l.AP = rst
stateSBV_l.C = elk
stateSBV_2.D =
/inp_3 * /inp_2 * inp_l * inp.O * /stateSBV.O.Q * /stateSBV.l.Q *
/stateSBV_2.Q
+ /inp_3 * inp_2 * inp_l * inp.O * /stateSBV.O.Q * stateSBV.l.Q
+ inp_3 * /inp_0 * /stateSBV.O.Q * stateSBV.l.Q * stateSBV_2.Q
+ inp_3 * inp_2 * /stateSBV.O.Q * stateSBV.l.Q * stateSBV_2.Q
+ inp_3 * inp_l * /stateSBV.O.Q * stateSBV.l.Q * stateSBV_2.Q
stateSBV_2.AP = rst
stateSBV_2.C = elk
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Counterl (CYC344)
/E_20 = /reset * /load * enableenable * /count.O.Q
/E.19 = /reset * load * data.O * /count.O.Q
/E.18 = load * /data.O * count.O.Q
/E.17 = reset * count.O.Q
/E.16 = /load * enable * count.O.Q
/E.15 = /reset * load * data.l * /count.l.Q
/E.14 = /reset * /load * enable * /count.l.Q * count.O.Q
/E.13 = load * /data.l * count.l.Q
/E.12 = reset * count.l.Q
/E.l 1 = /load * count.l.Q * /F.3
/E.10 = /reset * load * data_2 * /count_2.Q
/E.9 = /reset * /load * enable * count.l.Q * count.O.Q * /count_2.Q
/E.8 = load * /data_2 * count_2.Q
/E_7 = reset * count_2.Q
/E_6 = /load * count_2.Q * /F_2
/E_5 = /reset * load * data_3 * /count_3.Q
/E_4 = /reset * /load * enable * count_l.Q * count_0.Q * /count_3.Q * count_2.Q
IEJ> = load * /data_3 * count_3.Q
/E.2 = reset * count_3.Q
/E.l = /load * count_3.Q * /F.l
/F.3 = enable * count.O.Q
/F.2 = enable * count_l.Q * count.O.Q
/F.l = enable * count.l.Q * count.O.Q * count_2.Q
count_3.D.X2 = /count_3.Q
count_3.D.Xl = E_l * E.2 * E.3 * E_4 * E_5
count_3.C = elk
count_2.D.X2 = /count_2.Q
count_2.D.Xl = E.6 * E_7 * E_8 * E_9 * E_10
count_2.C= elk
count_l.D.X2 = /count.l.Q
count_l.D.Xl = E_ll * E.12 * E.13 * E_14 * E.15
count_l.C = clk
count_0.D.X2 = /count.O.Q
count_0.D.Xl = E.16 * E_17 * E.18 * E.19 * E.20
count O.C= elk
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counter2 (CY7C344)
count_3.D.X2 = count_3.Q
count_3.D.Xl =
/load * enable * count_2.Q * count.l.Q * count.O.Q
+ load * data_3 * /count_3.Q
+ load * /data_3 * count_3.Q
/count_3.AR = /reset
count_3.C = elk
count_2.D.X2 = count_2.Q
count_2.D.Xl =
/load * enable * count_l.Q * count_0.Q
+ load * data_2 * /count_2.Q
+ load * /data_2 * count_2.Q
/count_2.AR= /reset
count_2.C = elk
count_l.D.X2 = /load * enable * /count.l.Q * count.O.Q
count.l.D.Xl =
/load * count_l.Q * /count_0.Q
+ /load * /enable * count.l.Q
+ load * data.l
/count.l.AR= /reset
count_l.C = clk
count_0.D.X2 = /load * enable * /count.O.Q
count.O.D.Xl = /load * /enable * count_0.Q + load * data_0
/count.O.AR- /reset
count O.C = clk
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counterl (EPM7032)
% countO = countO- 13 1 %
% countO-131 = JLC020 %
countO = DFFE( .EQ001$ GND, elk, VCC, VCC, VCC);
JEQ001 = Icounten & countO & Iload & Ireset
# counten & IcountO & Iload & Ireset
# dataO & load & Ireset;
% count 1 = count1- 13 1 %
% countl-131 =.LC019%
countl = DFFE(.EQ002$ GND, elk, VCC, VCC, VCC);
.EQ002
= counten & countO & Icountl & Iload & Ireset
# counten & IcountO & countl & Iload & Ireset
# Icounten & countl & Iload & Ireset
# datal & load & Ireset;
% count2 = count2~ 1 3 1 %
% count2~131 = JLC018 %
count2 = DFFE(.EQ003$ Ireset, elk, VCC, VCC, VCC);
JEQ003 = counten & countO & countl & count2 & Iload & Ireset
# !count2 & Iload & Ireset & _X001
# Idata2 & load & Ireset;
_X001
= EXP( counten & countO & countl);
% count3 = count3~131 %
% count3~131 = JLC022 %
count3 = DFFE(.EQ004$ GND, elk, VCC, VCC, VCC);
_EQ004
= counten & countO & countl & count2 & !count3 & Iload & Ireset
# count3 & Iload & Ireset & _X002
# data3 & load & Ireset;
_X002
= EXP( counten & countO & countl & count2);
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counter2 (EPM7032)
% countO -countO-123%
% countO-123 =.LC020%
countO =DFFE(_EQ001$ GND, elk, Ireset, VCC, VCC);
_EQ001
= Icounten & countO & Iload
# counten & IcountO & Iload
# dataO & load;
% countl -count1-123%
%countl~123=_LC019%
countl = DFFE( .EQ002$ VCC, elk, Ireset, VCC, VCC);
_EQ002
= counten & countO & countl & Iload
# leountl & Iload & _X001
# Idatal & load;
= EXP( counten & countO);
% count2 = count2~123 %
% count2~123 =_LC018%
count2 = TFFE( _EQ003, elk, Ireset, VCC, VCC);
_EQ003
= counten & countO & countl & Iload
# !count2 & data2 & load
# count2 & Idata2 & load;
%count3 =count3~123%
% count3-123 = JLC022 %
count3 = TFFE( .EQ004, elk, Ireset, VCC, VCC);
JEQ004 = counten & countO & countl & count2 & Iload
# !count3 & data3 & load
# count3 & Idata3 & load;
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counterl (Flash 371)
count_3.T =
/reset * /load * enable * count_l.Q * count.O.Q * count_2.Q
+ /reset * load * data_3 * /count_3.Q
+ load * /data_3 * count_3.Q
+ reset * count_3.Q
count_3.AP = GND
count_3.AR = GND
count_3.C = elk
count_2.T =
/reset * /load * enable * count_l.Q * count_0.Q
+ /reset * load * /count_2.Q * data_2
+ load * count_2.Q * /data_2
+ reset * count_2.Q
count_2.AP = GND
count_2.AR = GND
count_2.C = elk
count_l.D =
/reset * /load * enable * /count_l.Q * count.O.Q
+ /reset * /load * count.l.Q * /count.O.Q
+ /reset * /load * /enable * count.l.Q
+ /reset * load * data.l
count_l.AP = GND
count_l.AR = GND
count_l.C= elk
count_0.D =
/reset * /load * enable * /count_0.Q
+ /reset * /load * /enable * count.O.Q
+ /reset * load * data_0
count_0.AP= GND
count_0.AR= GND
count_0.C = elk
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counter2 (Flash 371)
count_3.T =
/load * enable * count_2.Q * count.l.Q * count.O.Q
+ load * data_3 * /count_3.Q
+ load * /data_3 * count_3.Q
count_3.AP = GND
count_3.AR= reset
count_3.C = elk
count_2.T =
/load * enable * count_l.Q * count.O.Q
+ load * count_2.Q * /data_2
+ load * /count_2.Q * data_2
count_2.AP = GND
count_2.AR= reset
count_2.C = elk
count.l.T =
/load * enable * count.O.Q
+ load * count.l.Q * /data.l
+ load * /count.l.Q * data.l
count_l.AP = GND
count. l.AR= reset
count_l.C= elk
count.O.D =
/load * enable * /count.O.Q
+ /load * /enable * count.O.Q
+ load * data.O
count.O.AP = GND
count_0.AR= reset
count.O.C = elk
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counterl (CY7C331)
/count_3.D.X2 = /count_3.Q
/count_3.D.Xl =
/reset * /load * enable * count.O.Q * count.l.Q * count_2.Q
+ /reset * load * data_3 * /count_3.Q
+ load * /data_3 * count_3.Q
+ reset * count_3.Q
count_3.C = elk
/count_2.D.X2 = /count_2.Q
/count_2.D.Xl =
/reset * /load * enable * count_0.Q * count.l.Q
+ /reset * load * data_2 * /count_2.Q
+ load * /data_2 * count_2.Q
+ reset * count_2.Q
count_2.C= elk
count.l.D =
/reset * /load * enable * count.O.Q * /count.l.Q
+ /reset * /load * /count.O.Q * count.l.Q
+ /reset * /load * /enable * count.l.Q
+ /reset * load * data.l
count_l.C= elk
count.O.D =
/reset * /load * enable * /count_0.Q
+ /reset * /load * /enable * count_0.Q
+ /reset * load * data.O
count O.C = elk
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counter2 (CY7C331)
/count_3.D.X2 = /count_3.Q
/count_3.D.Xl =
/load * enable * count.l.Q * count.O.Q * count_2.Q
+ load * data_3 * /count_3.Q
+ load * /data_3 * count_3.Q
count_3.AP= reset
count_3.C = elk
/count_2.D.X2 = /count_2.Q
/count_2.D.Xl =
/load * enable * count.l.Q * count.O.Q
+ load * data_2 * /count_2.Q
+ load * /data_2 * count_2.Q
count_2.AP = reset
count_2.C= elk
/count_l.D.X2 = /count.l.Q
/count_l.D.Xl =
/load * enable * count_0.Q
+ load * data_l * /count_l.Q
+ load * /data.l * count.l.Q
counr._l.AP- reset
count_l.C= elk
count_O.D =
/load * enable * /count_O.Q
+ /load * /enable * count.O.Q
+ load * data_0
count_O.AP = reset
count_O.C= elk
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var (CY7C344, Flash371, CY7C331)
/z.D = /data.l * /data.O
z.AP = GND
z.AR = GND
z.C = elk
sig (CY7C344, Flash371, CY7C331)
z.D = a3.Q
z.AP= GND
z.AR = GND
z.C = elk
/a3.D = /data.O * /data.l
a3.AP = GND
a3.AR = GND
a3.C = elk
var (EPM7032)
%al0~89 =_LC018%
al0~89 =DFFE(dataO$ GND, elk, VCC, VCC, VCC);
%a21~143 =_LC019%
a21~143 =DFFE(datal $ GND, elk, VCC, VCC, VCC);
% z =.LC017%
% z = :4 %
z = DFFE(.EQ001$ VCC, elk, VCC, VCC, VCC);
_EQ001
= !al0-89 & Ia21~143;
sig (EPM7032)
%a3 =_LC018%
a3 =DFFE(_EQ001 $ VCC, elk, VCC, VCC, VCC);
.EQ001
= IdataO & Idatal;
%z =_LC017%
% z = :4 %
z = DFFE( a3 $ GND, elk, VCC, VCC, VCC);
A-33
w_else (CY7C344, Flash371, CY7C331)
/c =
/a*/b
wo.else (CY7C344, Flash371, CY7C331)
/c =
/a * /b * /c
w_else (EPM7032)
%c =_LC017%
c = LCELL(.EQ001$ VCC);
.EQ001
= la & lb;
wo.else (EPM7032)
%c =_LC017%
c = LCELL(.EQ001$ .EQ0 2);
.EQ001
= la & lb &
_LC018;
_X001;
_X001
= EXP(!a & lb);
% synthesized logic cells %
%~20~1%
.LC018
= LCELL( .EQ003$ VCC);
.EQ003
= la & lb & !_LC018;
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